# IMPLEMENTATION OF AN EXCITATION ANALYZER FOR A SPEECH ANALYSIS/SYNTHESIS SYSTEM

A Thesis Submitted

In Partial Fulfilment of the Requirements
for the Degree of

MASTER OF TECHNOLOGY

By
CAPT. CVSS SATISH


\*\*\*. \*\*.

to the

DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY, KANPUR
MARCH, 1985

87599

EE-1985-M-SAT-IMP



# CERTI FICATE

This is to certify that the thesis entitled 'IMPLEMENTATION OF AN EXCITATION ANALYZER FOR A SPEECH ANALYSIS-SYNTHESIS SYSTEM' submitted by Capt. CVSS Satish, Roll No. 8310448, for the partial fulfilment of the requirements for the award of M.Tech. degree, has been carried out under our supervision. To the best of our knowledge, it has not been submitted elsewhere for an award of a degree.

(P.K. Chatterjee)
Professor
Dept. of Electrical Engg.

Indian Institute of Technology
Kanpur

KRhivathran

(K.R. Srivathsan)
Assistant Professor)
Dept. of Electrical Engg.
Indian Institute of Technology
Kanpur

# ACKNOWLEDGEMENTS

I am truly grateful to Dr. K.R. Srivathsan and Dr. P.K. Chatterjee for their guidance in the completion of this thesis.

Dr. Srivathsan, in particular, has taken a lot of trouble in ironing out the hardware kinks whenever they occurred.

Thanks are due to all the occupants of the 3rd Floor, ACES for their excellent company and the congenial atmosphere prevalent. REs Prem Malhotra and GNMS Sudhakar have rendered a lot of help in making my passage smooth. Brain storming sessions with Nandi and Mukund were invaluable.

Mr. R.N. Srivastava must get all the credit for his typing effort and the trouble he has taken to decipher my scrawl.

CVSS Satish Captain

## ABSTRACT

Various schemes for digital processing of speech signals is reviewed. Those schemes employing parametric analysis of speech data, wiz., the vocal tract and excitation functions, provide for efficient coding and data rate compression.

An LPC analysis/synthesis system is taken up in detail and its hardware implementation is suggested. This scheme consists of two parts — a pitch period estimator and an LPC analyzer.

An excitation analyser needed to obtain the pitch period estimates of a speech signal is implemented. This implementation uses a special purpose, signal processing microcomputer, the Intel 2920. Signal processing functions such as digital Lerner filters, peak detectors and run down circuits are implemented on this processor. The pitch estimates and voiced/unvoiced decisions are made using the Parallel Processing method of Gold and Rabiner. An 8085 microprocessor is used for the final computation of the pitch period from parallel estimates in an interrupt service routine. The estimator does provide fairly accurate results.

# CONTENTS

CHAPTER	1:	SPEECH PROCESSING	.1
1	1.1	Introduction	1
1	1.2	Speech Processing	1
1	1.3	Rate Compression of Speech	2
1	1.4	Speech Processing Techniques	2
		1.4.1 Waveform Coding	3;
		1.4.2 Parametric Coding	35
1	1.5	Model of Speech Waveforms	5
		1.5.1 The Speech Mechanism	5
1	L.6	Short Time Analysis and Synthesis of Speech	6
		1.6.1 Requirement of the Short Time Basis	6
		1.6.2 Duration of the "Short Time"	7
1	1. <i>7</i> 7	Thesis Outline	7
CHAPTER 2:		REVIEW OF SPEECH ANALYSIS SYNTHESIS SYSTEMS	9
	2.1	Speech Analysis-Synthesis Systems	9
	2.2	Analysis Techniques	9
		2.2.1 Short Time Autocorrelation Analysis	10
		2.2.2 Short Time Fourier Analysis	11
		2.2.3 Homomorphic Analysis	14
		2.2.4 Formant Analysis	16
		2.2.5 Analysis by Linear Prediction	18
	•	2.2.5.1 Autocorrelation Method	22
	2.3	Durbin's Recursive Solution	23
:	2.4	Synthesis Methods	24
		2.4.1 Terminal Analog Synthesizer	25
		2.4.2 Acoustic Tube Analog Synthesizer	25
	2.5	Vocoders	27/
		2.5.1 Channel Vocoder	28
		2.5.2 Homorphic Vocoder	28
		2.5.3 Vocoders Based on Formant Analysis	28
		2.5.4 LPC Vocoder	31
	2.6	Summary	33

CHAPTER 3::	EXCITATION ANALYZERS	34		
3.1	Pitch Period Estimation	34		
3.2	Selection for Implementation	39		
3 * 3	The Parallel Processing Algorithm	39		
3% 4	The implemented Modification			
CHAPTER 4:	IMPLEMENTATION OF THE PARALLEL PROCESSING PITCH PERIOD ESTIMATOR	45		
4.1	Considerations for the Design	45		
4.2	The Initial Attempt	45		
4.33	The Final Implementation	47,		
	4.3.1 The Hardware	47		
	4.3.1.1 Use of 2920 Signal Processor	48		
	4.3.1.2 The Pitch Period Estimators	50		
	4.3.1.3 The Interrupt Set-up	52		
	4.3.2 The Software	52		
	4.3.2.1 The Signal Processor Software	53		
	4.3.2.2 Final Computation Software	56		
CHAPTER 5:	SUGGESTIONS FOR FURTHER WORK	60		
5.1	Improvements for Present Implementation	60		
5.2	Suggested Scheme for the Realisation of LPC Vocoder	62		
	5.2.1 Analyzer Implementation	62		
	5.2.2 Synthesizer Implementation	64		
5.3	Conclusion	65		
REFERENCES		67		
APPENDIX A ; CIRCUIT DIAGRAMS				
APPENDIX B : PROGRAM IMPLEMENTED ON THE 2920				
APPENDIX C : FINAL COMPUTATION PROGRAM				
APPENDIX D: 2920 SIGNAL PROCESSOR NOTES				

#### CHAPTER 1

#### SPEECH PROCESSING

## 1.1 INTRODUCTION

Digital processing of speech has been an active subject of study for several decades. It has acquired added importance with digital transmission of speech and secure communications. The attraction has resulted from the wide variety of applications from communications to automatic reading machines [1]. In this thesis various speech analysis systems have been discussed briefly. In detail, is available the implementation of a pitch period estimator, which forms an important part of any speech analysis-synthesis system.

## 1.2 SPEECH PROCESSING

Speech processing problems fall broadly into three classes depending on application [3, 4].

- a) Speech analysis for such applications as
  - speech recognition
  - speaker identification
  - speaker verification
- b) speech synthesis for application in
  - automatic reading machines
  - data retrieval, verbally, from a computer as when a data base is to be interrogated from an ordinary telephone.

- c) Analysis followed by synthesis for voice communication uses with the aim of
  - secure voice transmission
  - data rate compression of speech.

It is this third class of problems that this work addresses itself to.

## 1.3 RATE COMPRESSION OF SPEECH

By simply sampling and digitising speech we have a rate of the order of 64 K bits/sec. However, through the use of speech analysis followed by appropriate coding at the transmission end and resynthesis at the receiver, this can be reduced by a factor between 10 and 50. The reduction factor depends on the type of system used and the speech quality [3] desired. Intelligible speech can be communicated at as low as 2.5 K bits/sec. For accommodating nuances of speech such as inflection, tone and auditory hints to the speakers identity, which are desirable in human communications, higher data rates must be used to accommodate this information.

## 1.4 SPEECH PROCESSING TECHNIQUES

The techniques available for speech processing are broadly divided into two classes:

- (a) Waveform coding methods
- (b) Methods based on the structure of speech.

In waveform coding methods [2] the only assumption made is that the signal is bandlimited. This class can in general be applied to any bandlimited time function. These are the PCM, DPCM and DM techniques. If adaptive quantizers are incorporated in these, we have the APCM, ADPCM and ADM with better performance at a higher cost. Mention may also be made of the LDM (linear delta modulation), CDM (continuous DM) and the DCDM (digitally controlled DM). In all, these techniques provide higher SNR at data rates of 30 to 50 K bits/sec. The perceptual speech quality is dependent on the quantisation technique and the number of bits per sample. A study [2, 4] shows that objective ratings, based on SNR considerations and subjective ratings based on listener preferences can vary, as shown in Figure 1.1.

Here it is evident that transmission rates between 24 to 56 K bits/sec are needed for a sample rate of 8 KHz, to obtain a reasonable quality of speech.

# 1.4.2 Parametric Coding

This class of techniques is tailored for the speech waveform in the sense that they capitalise on its structure, when represented by a model consisting of a slowly varying linear system excited by an appropriate excitation signal. To mention a few of the methods [1, 3, 4] in this class we have the Linear Predictive Coding (LPC), Homomorphic filtering and Formant analysis. These methods are attractive

)




Fig 1.1 Comparison of Objective and Subjective Performance of ADPCM and log PCM




Fig 1.2 Model of speech production

- (a) Time domain characterisation
- (b) Frequency domain

since they offer lower bit rates by transmitting only the speech parameters rather than the actual waveform itself. These are discussed in the next chapter.

## 1.5 MODEL OF SPEECH WAVEFORMS

The second class of techniques for speech analysis and synthesis can be viewed in terms of a model of the speech waveform as the response of a slowly time varying system to either a periodic or noiselike excitation.

## 1.5.1 The Speech Mechanism

The speech mechanism essentially consists of:

- (a) The vocal tract which is an acoustic tube with non uniform cross sectional area, ranging from the vocal chord constriction at the mouth of the trachea to the lip at the other end. During speech the vocal tract is deformed in cross sectional area by movement of the articulators namely, the lips, jaw, tongue and the velum (soft palate).
- (b) The excitation source or, the source of energy for the speech production lies in the thoracic and abdominal musculatures. In the case of voiced speech sounds, the excitation corresponds to a quasi periodic pulse train, representing air flow through the vocal chords as they vibrate. The fricative sounds are generated by forcing air through a constriction in the vocal chords, creating turbulence which in turn produces a source of noise to excite the vocal tract [1].

As suggested in the preceding discussion, the speech waveform can be modelled as the response of a linear time varying system, the vocal tract, with the appropriate excitation.

Figure 1.2(a) shows that for a fixed vocal tract, the output of the system is the convolution of vocal tract and excitation impulse responses. The vocal tract changes for different sounds, and since this change is a slow one, the output can be approximated as a convolution on a short time basis.

## 1.6 SHORT TIME ANALYSIS AND SYNTHESIS OF SPEECH

# 1.6.1 Requirement of the Short Time Basis

Figure 1.2(b) shows the model in the frequency domain where the speech output is a composite spectrum of the product of a line spectrum (Fourier transform (FT) of the excitation for a voiced signal) and the FT of the vocal tract impulse response.

To generate different sounds, the vocal tract shape and hence the envelope of the output spectrum changes. Similarly, as the excitation period changes for voiced sounds, the spacing of the pitch harmonics will change.

Since both the components of the output product change, albeit slowly, with time, a short time analysis is desirable and meaningful.

Identically the short time basis is implied during synthesis for which purpose, periodic information of the

excitation and vocal tract parameters are adequate.

## 1.6.2 Duration of the "Short Time"

A natural question to follow at this stage is how short or long can the "short time" be. Many works in the area suggest that the time interval lie between 10 to 40 msec. Instinctively more accurate representation of analysed speech is better obtained at smaller intervals. However, subjective listener tests [1, 5] indicate a wide variance depending upon the analysis-synthesis methods used. Once again desired speech quality can determine the duration of the "short time", along with the restrictions imposed by the method of analysis-synthesis in consideration.

## 1.7 THESIS OUTLINE

The region of study is the Parametric coding methods. In this thesis an attempt to study the hardware implementation of one type of Parametric coding technique is made.

Chapter 2 introduces and reviews the various types of analysis-synthesis methods available and their implementation in vocoders.

Chapter 3 mentions available schemes for the extraction of the excitation parameter, or pitch period, at block diagram Tevel. The Parallel Processing Algorithm of Gold and Rabiner [6] is discussed along with the modification chosen for implementation.

Chapter 4 covers in detail the hardware and software for the implementation of the Parallel processing pitch

period estimation algorithm.

Chapter 5 contains suggestions for improvement of the implemented design and also a scheme for the realisation of a complete LPC vocoder.

Appendix A contains the hardware details.

Appendix B contains printouts of software programmed on to the 2920 Signal Processing Chip.

Appendix C has the printout of the 8085 program used for final computation of the pitch period.

Appendix D contains notes on the use of 2920 Signal Processor and Software Application Package.

#### CHAPTER 2

# REVIEW OF SPEECH ANALYSIS SYNTHESIS SYSTEMS

## 2.1 SPEECH ANALYSIS-SYNTHESIS SYSTEMS

To capitalise on the model of speech presented in Chapter 1, most analysis-synthesis methods attempt, in one way or another, to deconvolve the speech signal to achieve separation of the vocal tract characteristics from the excitation function. Such systems lead to significant data rate compression for speech storage or transmission at the cost of quality. This results from the fact that the deconvolution cannot be precisely implemented [3]. Several methods of analysis are available for implementation in speech processing systems. The synthesis can then be performed in one of the synthesizers available.

## 2.2 ANALYSIS TECHNIQUES

A variety of analysis methods are possible based on the output of a slowly varying linear system. Those of interest are

- a) Short time autocorrelation analysis [11]
- b) Short time Fourier analysis [3, 4, 11]
- c) Homomorphic analysis [3, 4, 9, 11]
- d) Formant analysis [1, 14]
- e) Analysis by linear prediction [5, 12, 15]

# 2.2.1 Short Time Autocorrelation Analysis

This is a time domain analysis method wherein the utility of the autocorrelation function in displaying structure in any waveform is employed.

The autocorrelation function of a discrete time signal  $\mathbf{x}(\mathbf{n})$  is defined as

$$\emptyset(m) = \lim_{N \to \infty} \frac{1}{2N+1} \sum_{n=-N}^{N} x(n) x(n+m)$$
 (2.1)

If the signal is periodic with period p i.e. x(n + p) = x(n) for all n, then it is easily shown that

$$\emptyset(m) = \emptyset(m+p)$$
(2.2)

Thus periodicity in the autocorrelation function indicates periodicity in the signal. A lack of predictable structure in a signal is indicated by an autocorrelation function sharply peaked at m = 0 and falling off rapidly as m increases.

Using the notion of short time analysis to operate on short segments of the speech signal, the short time auto-correlation function can be defined as

$$\emptyset_{1}(m) = \frac{1}{N} \sum_{n=0}^{N'-1} x_{1}(n) x_{1}(n+m), \quad 0 \le m \le M_{0} - 1$$
(2.3)

where N = number of samples of a segment

1 = beginning of the segment

M<sub>o</sub> = maximum Tag of interest and is >P if periodicity is to be observed.

If N' = N, then data from outside the segment  $1 \le n \le N + 1 - 1 \text{ is used in computation.}$ 

If N' = N - m, then data from that interval only is required and the segment is often weighted by a "window" function that smoothly tapers the ends of the segment to zero. Either choice is satisfactory to detect periodicity in the speech.

The direct computation of  $\emptyset_1(m)$  for  $0 \le m \le M_0 - 1$  requires computational effort proportional to  $M_0 \times N$ , which can be a significant overhead.

The estimate of the autocorrelation is generally based upon 20 to 40 millisecond segments, making allowance that the window must be long enough to encompass at least two periods of the speech signal.

# 2.2.2 Short Time Fourier Analysis

This spectral analysis method is classic to the approach of obtaining the vocal tract transfer function. Speech is a quasi-stationary process and may be considered stationary for adequately short segments. Therefore the FT of a short segment of speech provides a good spectral representation of it during that interval.

Figure 2.1 shows a simple way of implementing a short time spectral analyzer. The implementation involves using a bank of bandpass filters. Choosing the filter passbands to cover the speech band, the outputs can be thought of as a Fourier representation of the speech

-




Fig. 2.1. A bask of bandpass filters.




Fig 2.2 Mustration of computation of the short-time Fourier transform.




Fig. 2.3 Short-time Fourier analysis and synthesis for one channel centered at  $\omega$ .

(b)

signal. With carefully designed filters, the sum of all outputs will be a good approximation to the original speech signal.

The discrete short time spectrum of  $\mathbf{x}(\mathbf{n})$  is defined as

$$x_1(w) = \sum_{n=-\infty}^{1} x(n) h(1-n) e^{-jwn}$$
 (2.4a)

$$= 1 \times_{1}^{\mathbf{j}\Theta_{1}}(\mathbf{w})$$
 (2.4b)

$$= a_{T}(w) - j b_{T}(w)$$
 (2.4c)

Two basic interpretations can be made from equation (2.4a):

- (a)  $X_{\underline{I}}(w)$  may be viewed as the FT of the sequence x(n) weighted by a window h(1-n) as in Figure 2.2.
- (b) The second interpretation follows the assumption that h(x) be the impulse response of a low pass digital filter. Assuming that it is desired to evaluate the short time transform at frequency w, from Figure 2.3(a)  $X_n(w)$  is the output of a low-pass filter with input  $x(n)e^{-jwn}$ . The depiction in Figure 2.3(b) avoids complex arithmetic and the output parameters obtained i.e.  $a_n(w)$  and  $b_n(w)$ , are the real and imaginary parts of the spectrum respectively.

The choice of bandwidth of the bandpass filters of Figure 2.2 is discussed in Section 2.5.1 where the implementation of the short time spectral analysis is realised in the channel vocoder.

The short time spectral analysis may be performed using a FFT algorithm. When implemented on a computer, the FFT method is generally superior to the bank of filters model.

# 2.2.3 Homomorphic Analysis

Homomorphic filtering is a class of non linear signal processing techniques that is based on a generalisation of the principle of superposition that defines linear systems [3]. It is a tool used to separate signals that have been non additively combined. Hence it serves to deconvolve the vocal tract and excitation functions.

The basic operations of such an analyzer are depicted in Figure 2.4(a). The signal at A is taken as a discrete convolution of the excitation and vocal tract impulse response. B is the result obtained by using a FFT and is the product of the FTs of vocal tract and impulse response. C is logarithm of the magnitude of the FT and is the sum of the logarithms of the excitation and vocal tract responses. Since the inverse DFT performed is linear, the result at D (called the cepstrum of input at A) is an additive combination of cepstra of the excitation and vocal tract components. Thus we have approximately transformed convolution to addition.

The cepstrum (D) serves as an excellent basis for estimating the fundamental period of voiced speech and for determining whether a particular speech segment is voiced or unvoiced [13].

The vocal tract transfer function, or the spectrum envelope, can be obtained by removing the rapidly varying




Fig. 2.4 Homomorphic processing of speech. (a) Basic operations. (b) Analysis for voiced speech. (c) Analysis for unvoiced speech.

components of the log magnitude spectrum by linear filtering. One method is to multiply the cepstrum at D by a window that only passes the short time components and then computing the DFT resulting in E (Figure 2.4(b) and (c) for voiced and unvoiced speech segments).

## 2.2.4 Formant Analysis

This method develves around a time-frequency-intensity display of the short time spectrum of speech known as a "speech spectrogram". The vocal tract has resonances for voiced speech. The formant frequency is the frequency of the maximum of a gross concentration of energy in the spectrum of a speech sound. Fig. 2.4(d) is one such spectogram. A wide band spectogram is preferred over a narrow band one [3, 7] since time resolution is relatively high and, in fact, the individual periods of the time waveform are evident. During voiced intervals the vocal tract resonances appear clearly as dark bands in the spectogram.

Formant analysis consists of a system which accepts speech as an input and yields output voltages whose magnitudes, as functions of time, represent the frequencies of the formants. During the silent and unvoiced intervals of speech utterences the output voltages should be extrapolated continuously [14].

Such formant extraction is put to use in the terminal analog synthesiser. It also provides an interesting tool for clinical and therapeutical speech work. A large number of schemes have therefore been deviced for formant




Fig 2.4(d) A Spectogram of an utterance

frequency extraction, including by linear predictive analysis [5].

# 2.2.5 Analysis by Linear Prediction

An alternative to the above methods is an approach based on estimating parameters of a vocal tract model. One such representation is in terms of a general rational transfer function of the form

$$H(Z) = G \frac{1 + \sum_{k=1}^{q} b_{1} Z^{-1}}{\sum_{k=1}^{p} a_{k} Z^{-k}}$$
(2.5)

A speech segment is sufficiently complex that it cannot be expected to match exactly the above model of equation (2.5). Much Iess, will be the matching to simplified all pole or all zero models. However, since a vocal tract transfer function is primarily characterised by resonances, it is fairly reasonable that an all pole model will preserve the important characteristics of the vocal tract transfer function. Such an all pole, i.e. Autro Regressive, modelling technique is called "Linear Prediction" [3, 5, 11, 12, 15].

A simplified modelling on this basis is illustrated in Figure 2.5.

Consider that the time varying filter of Figure 2.5 has a steady state system function of the form

$$H(Z) = \frac{X(Z)}{U(Z)} = \frac{G}{1 - \sum_{k=1}^{D} a_k Z^{-k}}$$
 (2.6)




Fig 2.5 Block Diagram of a simplified model for speech production




Fig 2.6 Linear Prediction model

where 
$$X(Z) = \sum_{x=-\infty}^{\infty} x_n Z^{-n}$$
 (2.7)

The speech samples x(n) are related to the excitation u(n) by the difference equation

$$\mathbf{x}(\mathbf{n}) = \sum_{k=1}^{p} \mathbf{a}_{k} \mathbf{x}(\mathbf{n} - \mathbf{k}) + \mathbf{G} \mathbf{u}(\mathbf{n}) \qquad (2.8)$$

where G is the gain factor.

Define a linear predictor system (as in Figure 2.6) with predictor coefficients  $\alpha_k$ , as a system whose output is

$$\widehat{\mathbf{x}}(\mathbf{n}) = \sum_{k=1}^{p} \alpha_k \mathbf{x}(\mathbf{n} - \mathbf{k})$$
 (2.9)

The system function of the pth order linear predictor is the polynomial

$$P(Z) = \sum_{k=1}^{p} \alpha_k Z^{-k}$$
 (2.10)

The prediction error, e(n) is defined as

$$e(n) = x(n) - x(n) = x(n) - \sum_{k=1}^{p} \alpha_k x(n-k)$$
 (2.11)

From equation (2.11) it is seen that the prediction error sequence is the output of a system whose transfer function is

$$A(z) = 1 - \sum_{k=1}^{p} \alpha_k^{-k}$$
 (2.12)

or 
$$A(z) = 1 - P(z)$$
 (2.13)

Thus the prediction error filter, A(z) will be an inverse filter for the system, H(z) of equation (2.6), i.e.

$$H(z) = \frac{G}{A(z)} \tag{2.14}$$

The basic problem of linear predictor analysis is to determine a set of predictor coefficients  $\alpha_k$  in such a manner as to obtain a good estimate of the spectral properties of the speech signal through the use of equation (2.14). A basic approach is to find a set of predictor coefficients to minimise the mean square error over a short segment of speech. The resulting parameters are then assumed to be the parameters of the system function H(z) in the model of Figure 2.5.

The short time prediction error average is defined as

$$E_{\mathbf{n}} = \sum_{\mathbf{m}} e_{\mathbf{n}}^{2}(\mathbf{m}) \tag{2.15}$$

$$= \sum_{m} (x_{n}(m) - x_{n}(m))^{2}$$
 (2.16)

$$= \sum_{m} x_{n}(m) - \sum_{k=1}^{p} \alpha_{k} x_{n}(m-k)^{2}$$
 (2.17.)

where  $x_n(m)$  is a segment of speech selected in the vicinity of sample n, and m is temporarily left unspecified.

The values  $\alpha_{k}$  can be found so as to minimise E  $_{n}$  of equation (2.17), by setting

$$\partial E_{n}/\partial \alpha_{i} = 0$$
,  $i = 1, 2, ..., p$ 

thereby obtaining the set of equations

$$\sum_{m} x_{n}(m-i) x_{n}(m) = \sum_{k=1}^{p} \alpha_{k} \sum_{m} x_{n}(m-i) x_{n}(m-k)$$

$$1 < i \leq p$$
(2.18)

From Equations (2.17) and (2.18) the minimum mean squared error can be shown to be

$$E_{\mathbf{n}} = \sum_{\mathbf{m}} \mathbf{x}_{\mathbf{n}}^{2}(\mathbf{m}) - \sum_{\mathbf{k}=1}^{\mathbf{p}} \alpha_{\mathbf{k}} \sum_{\mathbf{k}} \mathbf{x}_{\mathbf{n}}(\mathbf{m}) \mathbf{x}_{\mathbf{n}}(\mathbf{m} - \mathbf{k})$$
 (2.19)

It is now time to specify the duration m. If m is considered finite then we obtain a cross correlation matrix for the coefficients of equation (2.19) which is called a covariance matrix and has its methods of solution [3, 5, 10].

However, we arrive at a simpler structured Toeplitz matrix if it is assumed that m is infinite and obtain the autocorrelation matrix for the coefficients of equation (2.19).

# 2.2.5.1 Autocorrelation method [4]

Here it is assume that m for equation (2.19) is infinite. Defining the autocorrelation of  $x_n(m)$  as

$$R_{\mathbf{n}}(\mathbf{i}) = \sum_{m=-\infty}^{\infty} x_{\mathbf{n}}(m) x_{\mathbf{n}}(m-\mathbf{i})$$
 (2.20)

Equations (2.18) and (2.19) respectively reduce to

$$\sum_{k=1}^{p} \alpha_{k} R_{n}(i - k) = R_{n}(i), \quad 1 \le i \le p$$
 (2.21)

and 
$$E_n = R_n(0) + \sum_{k=1}^{p} \alpha_k R_n(k)$$
 (2.22)

Since the coefficients  $R_n(i-k)$  of equation (2.21) form an autocorrelation matrix, we derive the "autocorrelation method".

In matrix form equation (2.21) can be expressed as

$$\begin{bmatrix} R_{n}(o) & R_{n}(1) & \cdots & R_{n}(p-1) & & & & \\ R_{n}(1) & R_{n}(o) & \cdots & R_{n}(p-2) & & & & \\ \vdots & \vdots & \vdots & \vdots & & & \vdots \\ R_{n}(p-1) & R_{n}(p-2) & \cdots & R_{n}(o) & & & p \end{bmatrix} = \begin{bmatrix} R_{n}(1) & & & \\ R_{n}(2) & & & \\ \vdots & & \vdots & & \\ R_{n}(p) & & & \\ \end{bmatrix}$$

This pxp matrix is a Toeplitz matrix, the solution of which may be efficiently done by the Levinson Recursion as modified by Durbin [3, 4].

As an additional consideration, a Toeplitz matrix is guaranteed to be non singular and hence the resulting all pole filter. However, in order to implement the autocorrelation method for short time speech segments we use an appropriate window function w(n) so that another signal  $x_n^i(m)$ , that is zero outside some interval  $0 \le m \le N-1$ , is obtained. Then the autocorrelation method can be applied to this  $x_n^i(m)$ .

## 2.3 DURBIN'S RECURSIVE SOLUTION

In the preceding section a Toeplitz matrix was obtained for the autocorrelation coefficients of equation (2.21). The procedure can be stated as follows:

$$E_n^{(0)} = R_n^{(0)}$$
 (2.23)

$$k_i = \left[R_n(i) - \sum_{j=1}^{i-1} \alpha_j^{(i-1)} R_n^{(i-j)} / E_n^{(i-1)}\right]$$

$$1 \le i \le p \tag{2.24}$$

$$\alpha_{\mathbf{i}}^{(\mathbf{i})} = \mathbf{k}_{\mathbf{i}} \tag{2.25}$$

$$\alpha_{j}^{(i)} = \alpha_{j}^{(i-1)} - k_{i} \alpha_{i-j}^{(i-1)} \qquad 1 \le j \le i-1 \qquad (2.26)$$

$$E_n^{(i)} = (1 - k_i^2) E_n^{(i-1)}$$
 (2.27)

Equation (2.24) - (2.27) are solved recursively for i = 1, 2, ..., p and the final solution is given as

$$\alpha_{j} = \alpha_{j}^{(p)} \qquad 1 \leq j \leq p \qquad (2.28)$$

It is observed that in the process of solving for the predictor coefficients of a predictor of order p, the solutions for coefficients for predictors of lesser order have been obtained.

Since, at each iteration, we obtain  $\mathbf{E}_{n}^{(i)}$ , it is easy to examine the error as the order increases. The set of intermediate parameters  $\mathbf{k}_{i}$  obtained are called "reflection coefficients" and, in fact, corresponds to the reflection coefficients at the boundaries between successive sections of an acoustic tube with sections of fixed length and varying cross sectional area.

## 2.4 SYNTHESIS METHODS

Except in the case of homomorphic and short time spectral analysis, two basic synthesizers are used for

synthesis of speech from the analysis information:

- a) Terminal analog synthesizer
- b) Acoustic tube analog synthesizer.

# 2.4.1 Terminal Analog Synthesizer

Such a synthesizer [1] is directed at implementing a system whose transfer function approximates the vocal tract transfer function, but whose implementation bears no direct relation to the details of a vocal tract. The representation is only from a terminal view point. The basis of implementation is that its transfer function can be approximated by a cascade combination of resonant circuits, each one representing one of the modes of the vocal tract. Hence this type of a synthesizer is also called a "formant synthesizer" and its general structure is depicted in Figure 2.7.

To correspond to changes in resonance due to change in the shape of the vocal tract, the resonant circuits are provided with a set of time varying parameters to control the centre frequency and bandwidth of the resonators. A source shaping filter provides appropriate spectral coloration when the excitation used for voiced speech is an impulse train and white noise for unvoiced speech. In addition, a filter that accounts for the effect of the coupling of the acoustic tube into space is required.

# 2.4.2 Acoustic Tube Analog Synthesizer

Figure 2.8 shows the representation of the vocal tract as an acoustic tube [1, 5] consisting of a set of




Fig. 2.7 Terminal Analog Synthesizer




Fig. 2.8 Acoustic Tube model of the Vocal tract




FIGURE 2.9 Linear signal-flow graph depicting the relationships between the forward and reverse traveling volume velocity waves throughout the acoustic tube

interconnected sections of equal length and varying cross sectional area. The assumptions made are:

- (a) The sound propagation through each section can be treated as a plane wave.
- (b) The internal losses and the effect of the masal tract and coupling between the vocal tract and the glottis can be ignored.

These assumptions permit an analysis of the acoustic tube model which leads to a filter structure whose variables are related to the physical variables of the tube. The end result is the linear flow graph structure of Figure 2.9. This flow graph depicts the relationships between the forward and reverse travelling volume velocity waves throughout the acoustic tube of Figure 2.8. The coefficients  $\mathbf{r}_n$ ,  $n=1,2,\ldots,M-1$  are the reflection coefficients that characterise the sound produced at the lip end of the tube.

## 2.5 VOCODERS

Having seen the various analysis and synthesis methods available, vocoders based on these methods are reviewed at block diagram level.

- a) Channel vocoder [17]
- b) Homomorphic vocoder [3, 10, 11]
- c) Vocoder based on Formant analysis [1, 14]
- d) LPC vocoder [15, 18].

## 2.5.1 Channel Vocoder

The channel vocoder implements a short time spectral analysis on the speech segments as shown in Figure 2.10(a) and a synthesiser that is peculiar to this analysis method is shown in Figure 2.10(b). The filter bank method of analysis is used. It is pertinent to point out that these filter banks are desired to be wideband so as to yield a smoother spectrum (Figure 2.10(c)), since the wider filters average over several harmonics of the fundamental frequency.


The number of filters is generally between 16 and 20, and the low pass smoothing following rectification is chosen to suppress the pitch ripple of 50 Hz and higher while passing the vocal tract spectral changes [11]. The pitch may be detected by any one of the several methods in Chapter 3.

# 2.5.2 Homomorphic Vocoder

The analyser and synthesizer for a homomorphic vocoder are shown in Figure 2.11. Here again the synthesizer is peculiar to the analysis method used. The vocal tract transfer function V(nT) is obtained from the windowed cepstrum, as suggested earlier in Section 2.2.3. This is then convolved with the excitation parameters to obtain synthesised speech.

# 2.5.3 Vocoders Based on Formant Analysis

In Section 2.2.4 it has been shown how formant frequencies can be extracted from a speech segment. Studies






FIGURE 2.11 Block diagram of homomorphic analysis-synthesis system; (a) analyzer configuration, (b) synthesizer configuration.

(b)

Voiced

Unvoiced


show that the first three or four formants are enough to reproduce the speech in a terminal analog synthesiser.

#### 2.5.4 LPC Vocoder

Figure 2.12 shows the major blocks needed to implement a LPC vocoder [18]. The predictor coefficients are not really extracted for use in synthesis here. Rather, the reflection coefficients, which are generated in the process of implementing recursive algorithms to solve the linear equations for predictor coefficients, are used for synthesis using an acoustic tube synthesiser. This follows from the fact that these reflection coefficients are found to correspond to the reflection coefficients at the boundaries of the fixed length sections of an acoustic tube.

Such an implementation using the acoustic tube overcomes the problems [3] of using a direct form structure
generated directly from the predictor coefficients, or a
cascaded form obtained from factoring the all pole transfer
function

$$H(z) = \frac{G}{1 - \sum_{k=1}^{p} \alpha_{k} z^{-k}}$$






Fig 2.12 A LPC Vocoder

### 2.6 SUMMARY

This chapter reviewed the various analysis-synthesis systems available. Further work revolves around the implementation of the LPC vocoder since it involves simpler hardware and computation schemes. The excitation function which is sought to be separated in all the cases, is derived from a number of pitch period estimators mentioned in Chapter 3.

#### CHAPTER 3

#### EXCITATION ANALYZERS

### 3.1 PITCH PERIOD ESTIMATION

Any analysis of the speech signal must provide, as the result, the vocal tract function and the excitation function separately, in one form or another. To this end a number of efficient pitch period estimation algorithms have been developed. All the algorithms provide the two distinct pieces of information that constitute the excitation function.

- (a) Whether a particular speech segment is voiced or unvoiced and
- (b) if voiced, the pitch period of periodic excitation for that segment.

The pitch period estimation algorithms available are:

- Modified autocorrelation method using clipping (AUTOC)
   (Figure 3.1)
- 2) Cepstrum method (Figure 3.2)
- 3) Simplified inverse filtering technique (SIFT) (Figure 3.3)
- 4) Data reduction method (DARD) (Figure 3.4)
- 5) Spectral equalisation LPC method using Newton's transformation (LPC) (Figure 3.5)
- 6) Average magnitude difference function (AMDF)
  (Figure 3.6)
- 7) Parallel processing method (PPROC) (Figure 3.7).




Fig 3.2 Block diagram of the CEP pitch detector.






Fig 3.4 Block diagram of the DARD pitch detector.





### 3.2 SELECTION FOR IMPLEMENTATION

The selection of an algorithm for implementation from amongst the methods mentioned was made from a study [13] based on the following criteria:

- 1) Accuracy in estimating pitch period
- 2) Accuracy in making a voiced-unvoiced decision
- 3) Robustness of the measurements, i.e. they must be modified for different transmission conditions, speakers etc.
- 4) Speed of operation
- 5) Complexity of the algorithm
- 6) Suitability for hardware implementation
- 7) Cost of hardware implementation.

Based on this study, it was decided to implement the Parallel processing algorithm (PPROC) of Gold and Rabiner

- 6 for the following reasons:
- The parallel processing involved, helps produce fairly accurate pitch period estimates over a range of speakers.
- 2) The algorithm is relatively straightforward and employs simple signal processing.
- 3) A real time implementation was found feasible using offthe\_shelf components.

#### 3.3 THE PARALLEL PROCESSING ALGORITHM

cold and Rabiner [6] proposed a means of obtaining pitch period estimates by parallel processing of the peak and walley measurements made on the incoming speech signal

(Figure 3.7). These values, named M<sub>1</sub> to M<sub>6</sub> are fed to six independent pitch extractors or pitch period estimators. The estimates from these extractors, obtained parallely, are put through a sophisticated comparison algorithm with a bias. The final decision of voiced and unvoiced segments is made based on the agreement among the six pitch extractors in the above comparison. For voiced segments, the most popular candidate in the comparison is put out as the pitch period.

However, to reduce the complexity of the peak and valley measurements, a modified version of this algorithm, has been implemented.

### 3.4 THE IMPLEMENTED MODIFICATION

The modification, called the second modification to the original parallel processing algorithm is discussed below. The block diagram is in Figure 3.8. The basic differences from the original algorithm are discussed after pointing out that this modification is made on an assumption that fundamental frequencies are expected to be below 300 Hz. Based on this assumption the changes are:

(1) The peak and valley measurements have been replaced by selective filtering through two Lerner filters with bandwidths 80-240 Hz and 200-600 Hz as shown. Further, the filtered signals are fed into positive and negative peak detectors. The outputs of these detectors are positive pulses corresponding to the signal peaks, and whose magnitude is also equal to the peak magnitude of the signal at that point.




Fig 3.8 Block Diagram of the Pitch Period Estimation Algorithm

- estimators (PPE) has been reduced to four, one for each negative and positive peak detector. The detector consists of an exponential run down circuit which is set to the value of the peak. Once set a blanking period follows during which peaks if any are ignored. At the end of the blanking duration, the circuit is allowed to run down. If during this time any pulse comes which is greater in magnitude than the current run down value, then the run down circuit is reset to that value and the time interval elapsed between the two resets is put out as the pitch period (Figure 3.9). The original algorithm employed a variable blanking time and run down time constant based on the last pitch period average. In the implemented modification both these are fixed:
- a) The blanking intervals is fixed to 2 ms.
- b) The run down time constant is such as to run down to half the initial value in 5 ms.

In addition the run down circuit is reset after

16 msec if no reset occurs, indicating an unvoiced segment.

(3) The bias used in the original algorithm is removed and the final computation is performed by a coincidence check on the table formed in Figure 3.10. The coincidence measurements are conducted for the four most recent estimates  $P_i$  ( $P_{11}$ ,  $P_{21}$ ,  $P_{31}$ ,  $P_{41}$ ). Each of these "candidates" are compared with the other eleven ( $P_c$ ) and a score is maintained for each  $P_i$  based on the inequality

$$|P_{C} - P_{i}| < \frac{1}{8} P_{i}$$
 (3.1)




Fig 3.9 Run Down circuit




Fig 3.10 Final Pitch Period Computation

The voiced-unvoiced decisions are then made on the following basis:

- a) The candidate scoring maximum coincidences is put out as the pitch period.
- b) If any of the two candidates are 16 msecs or more than then an unvoiced or "hiss" decision is made.
- c) Also if no candidate gets at least 4 "votes", a hiss decision is made.

Gold and Rabiner [6] have indicated that for the assumption that only fundamentals below 300 Hz are expected, the performance of the modified algorithm is reasonably good.

#### CHAPTER 4


# IMPLEMENTATION OF THE PARALLEL PROCESSING PITCH PERIOD ESTIMATOR

### 4.1 CONSIDERATIONS FOR THE DESIGN

The basic consideration for the design of the circuit and software for the implementation of PPROC algorithm has been: the use of off-the-shelf components. It was decided to use the 2912 line filter and the 2920 signal processing chips to implement the major signal processing functions. An initial attempt was made to realise the two band pass filters using the 2912 line filters with 4 software peak detectors residing in the 2920. However this was turned down subsequently in favour of a final implementation in which the filters, peak detectors and the run down circuits were implemented on two 2920 ICS thereby drastically reducing the chip count for the overall system.

### 4.2 THE INITIAL ATTEMPT

Based on the consideration that the cut off rates visualised by the 4 pole and 6 pole Lerner filters [23] could be equalled by the 2912 line filter, the scheme shown in Figure 4.1 was tried. A linear relationship was found to exist between the clock frequency to the 2912 filter and its cut off frequency. This property was used to derive the two band pass filters with pass bands as shown. The SAD 512D analog delay IC was used to compensate for the



\*clock adjusted to obtain correct delay
&all outputs are positive pulses corresponding to peaks

Fig 4.1 Schematic of first attempt

additional delay in the signal through 2912(1). The 4 peak detectors were implemented in the 2920 and overall, the scheme worked upto this point.

However, further implementation of the run down circuits and blanking intervals for the pitch period estimators was found to need a large number of components per channel. Hence this attempt was dropped and a more elegant final circuit was derived.

### 4.3 THE FINAL IMPLEMENTATION

The initial attempt ran into problems when processing after peak detection was considered. However, rethinking suggested a better implementation resulting in easier control of the run down circuits and a reduced chip count. The hardware and software aspects are separately discussed in the following sections. The final circuit was a single card containing the ICS as shown in Appendix A-1. This card provides the 4 parallel estimates of the pitch period and is plugged into the available workstation to perform the final computation.

#### 4.3.1 The Hardware

A detailed circuit diagram is available in Appendix A-2 read with Appendix A-3.

Assuming speech input from an ordinary telephone handset, a two-stage, front end amplifier using two 741s (U8, U9) has been implemented for the necessary gain. The speech signal is then passed through the 2912 line filter

with the upper cut off frequency adjusted to 600 Hz using an NE555 clock (U1). This signal is passed to the SIGINO pins of the two 2920 ICS (U11, U12).

### 4.3.1.1 Use of 2920 signal processor

The pin layout is presented in Figure 4.2 for a 2920 IC 21. Notes on the 2920 signal processor and the use of the 2920 signal processing software package are appended at Appendix D. The two 2920 ICS (U11, U12) have been used in an identical manner. Each is provided with a 6.144 MHz crystal which implies a 8 KHz sampling rate when the full program length of 192 instructions is used. The reference voltage for A/D and D/A conversion is provided by the set up of one LM 308 and two LM 103 voltage reference ICS (U2, U3, U4). At the processor output pins the mode of output is controlled by the mode control pins 25 (M<sub>1</sub>) and 24 (M<sub>2</sub>). By fixing M<sub>1</sub> at -5 volts and M<sub>2</sub> at +5 volts, the sigont pins 0-3 are made to provide TTL outputs. When external pull-up resistors are connected to these pins each has an output compatible to one TTL gate.

Inside U11 is the software implementation of a 4 pole Lerner filter, a positive and negative peak detector and two exponential run down circuits, one for each peak detector. The input signal is applied at pin 10 (sigin 0) and is sampled by the internal A/D convertor (Figure 4.2) under program control. The input sample is propagated through the software digital filter within and peaks are detected in the software peak detectors. Sigin 1 gets the




Fig 4.2 Pin Layout of 2920

2 ms blanking pulse for the run down circuit corresponding to positive peaks (PPE1 of Appendix A-2). A TTL level pulse is output at pin Sigcut O whenever the run down circuit is reset. Similarly sigin 2 gets the 2 mc blanking pulse for the negative peak run down circuit (PPE2 of Appendix A-2) and a TTL level pulse appears at pin sigcut 2 whenever this circuit is reset.

U12 is similarly configured with the difference that a 6 Pole Lerner filter is implemented within.

Pin Sigin 3 is provided with -2 volts so that when sampled it serves to discharge the external sample and hold capacitor rapidly enough to prevent error in reading the input values on pins Sigin 1 and Sigin 2. Sampling pins sigin 1 and 2 indicates whether the blanking pulses are present or not.

The outputs of the 2920 ICS are buffered using 4 of the 6 buffers in a 7407 (U33). These 4 buffered pulses go one to each of the PPEs 1 to 4.

### 4.3.1.2 The pitch period estimators

Four identical blocks, named PPE 1 to 4, perform the functions of

- a) Providing a 2 ms blanking interval during which no run down occurs in the 2920.
- b) Counting the time interval between two successive pulses from the 2920s.
- c) A pulse is output from the PPE to indicate that 16 ms

or more have elapsed between two successive reset pulses of the run down circuit.

The detailed circuit of a PPE is in Appendix A-3.

PPE 1 will be discussed in detail to represent all the PPEs.

The buffered pulse from the 2920 sigout pin is used to perform the following operations:

- a) Trigger on the rising edge, one of the two monostables of 74123 (U15), to generate a 2 ms blanking pulse.
- b) Trigger on the falling edge, the second monostable whose outputs, Q and Q, are applied to the reset and trigger inputs of the XR 2240 counter (U25) to start a fresh count.
- c) Strobe into the 8282 latch (U29), on the falling edge, the latest count reached by the XR 2240 counter, i.e. the latest pitch period estimate.

The XR 2240 counter is reset under the following conditions:

- No. 1 When a count representing 16 msec is reached (i.e. when the 3 MSB are all 1), or
- No. 2 A Q output from the monostable appears due to a 2920 output.

The reset pulse is obtained by a logical OR of outputs of the monostable and the 4 input NAND gate, 1/74 LS20 (U16). The output of the 4 input NAND gate is also used to trigger on the falling edge, one of the monostables in U5. The outputs  $\Omega$ ,  $\overline{\Omega}$  of this monostable are input to the latch 8282 (U7) which is made transparent. Thus U now holds

information that a 16 ms count has been exceeded in the concerned PPE.

The 8282 (U29) data is placed on the data bus when a  $\overline{\text{CS}}$  is given to the  $\overline{\text{OE}}$  pin of the 8282. This  $\overline{\text{CS}}$  is obtained under software control from the dual 1 out of 4 decoder 74 LS 155 (U23) which uses  $\overline{\text{IO}/M}$ , A15, A14, A13 to decode the chip to be selected.

### 4.3.1.3 The interrupt set-up

In the previous sections it has been shown how the four 8282 latches (U29, U30, U31, U32) always hold the most recent pitch estimate. The fifth latch U7 holds the information as to which of the PPEs has exceeded 16 ms in the recent count. All this information is to be read into the microprocessor for final computation.

The microprocessor is interrupted by an RST 7.5 interrupt generated by the timer U13, every 5 ms, suitably inverted by 1/7400 (U14) to meet the workstation requirements.

The microprocessor puts out the pitch period information on the screen of the workstation for every other RST 7.5, i.e. effectively once for every 10 ms. This timing can be varied by varying the RC of timer U13 suitably.

### 4.3.2 The Software

The software used is implemented in two basic parts:

1) 2920 signal processor software including a Lerner filter,

positive and negative peak detector and run down circuits

for both positive and negative peaks (Appendices B-1 & B-2)

2) 8085 program for final pitch period computation (Appendix C).

### 4.3.2.1 2920 Signal Processor Software

Printouts appended at Appendices B-1 & B-2 contain the programs burnt into the PROM areas of U11 and U12 respectively.


For U11, the 4 pole Lerner filter has complex pole pairs at 80, 120, 200, 240 Hz along the jw axis, offset 80 Hz to the left of the imaginary axis.

For U12, the 6 pole Lerner filter has complex pole pairs at 200, 250, 350, 450, 550, 600 Hz along the jw axis, offset 100 Hz to the left of the imaginary axis.

The pole locations and the Lerner filter implementations are in Figure 4.3(a) and (b) respectively. High cut off rates are realised for such filters which are constituted by summed outputs of parallel resonators [8, 23].

Extensive use of the SPAS 20 compiler [22] software available on the MDS-Intellec 2 system has been used to develop the filters, taking care of the intermediate over-flows. The output of each resonator is multiplied by an appropriate residue before summing as shown in Figure 4.3(b). The adjustment of the gains was aided by simulating the filter using the correct sampling rate with the help of the 2920 Simulator [22] Software also available on the MDS.

The rest of the program is easily understood by the flow chart in Figure 4.4. BIT A and BIT B are used to indicate whether or not a blanking pulse is present. If



(b) Digital implementation

Fig 4.3 Implementation of Digital Lerner Filters




Fig 4 4 Flow Chart for 2920 Software

either is 1, then the respective run down circuit is updated with the same value as it has been set with. The run down is allowed to continue any time they drop to 0.

A single peak detector algorithm has been implemented which remembers the sign of the input signal and at the end gives out a positive or negative peak. This algorithm essentially compares 3 successive input samples and will put out as peak the centre value, when it is greater than the ones before and after it. This algorithm is shown in Figure 4.5.

For the run down circuit, the equation implemented is

$$y_n = 0.98219 y_{n-1}$$

and simulates an exponential run down with the desired time constant, i.e. run down to half initial value in 5 ms.

The analog output instructions OUT 0 and OUT 2 are used to output TTL level pulses at pins Sigout 0 and Sigout 2 corresponding to resets of the positive and negative run down circuits respectively.

### 4.3.2.2 Final computation software

software for the final computation of the pitch period based on coincidence measurements for the latest 4 estimates P<sub>11</sub>, P<sub>21</sub>, P<sub>31</sub>, P<sub>41</sub> is implemented as a program for the 8085 and fed into the workstation.

A printout of the program is appended at Appendix C.




Fig 4.5 Flow Chart for PEAK DETECTOR

The program has two main parts:

- a) The background program, which currently wastes time but could be used for control and communications in a full vocoder implementation.
- b) The interrupt service routine which is entered each time RST 7.5 interrupt is caused by the timer on the card.

  The ISS has two parts:

The first part is entered for the first RST 7.5 received. The reset status word of U7 and the values from the 4 estimators are read into the second row of the table of Figure 3.10,i.e. P<sub>12</sub>, P<sub>22</sub>, P<sub>32</sub>, P<sub>42</sub>. In case any estimator has indicated a reset of the counter caused by exceeding a count for 16 ms, then the value is corrected to ØFF<sub>H</sub>. Before leaving this part of the ISS and returning to the main program, a flag (CTRD) is set to 1 to indicate that the next time a RST 7.5 occurs, the second part of the ISS must be executed.

The second part is entered on the next RST 7.5 interrupt. This time all the five latches are read and the correct values for  $P_{11}$ ,  $P_{21}$ ,  $P_{31}$ ,  $P_{41}$  are filled in. Then  $P_{13} = P_{11} + P_{12}$  is filled in. Likewise  $P_{23}$ ,  $P_{33}$ ,  $P_{43}$  are computed and filled in. Next, one of the four eligible candidates  $P_{i}$  (i.e.  $P_{11}$ ,  $P_{21}$ ,  $P_{31}$ ,  $P_{41}$ ) are selected for comparison. The value 1/8  $P_{i}$  is computed and stored. The selected  $P_{i}$  is compared against the other  $P_{c}$ s. Everytime the condition  $P_{c} - P_{i} > 1/8$   $P_{i}$  is met, then the score in the appropriate counter is updated. In this way all the 4 candidates are compared.

Finally the scores in the respective counters are compared and the majority winner is output as the pitch period.

However if the majority winner fails to make a score of at least 4, then a "hiss" decision is made. Also if any two or more of the candidates are  $\emptyset FF_H$ , then again a "hiss" decision is made.

In the above implementation one observation made is that if the pitch changes suddenly between two 10 ms segments then a hiss decision is made before the new pitch period is put out. Appropriate interpolation at the receiver is likely to overcome this problem.

### CHAPTER 5

### SUGGESTIONS FOR FURTHER WORK

## 5.1 IMPROVEMENTS FOR PRESENT IMPLEMENTATION

The present implementation has been based on available components. However the complete circuit beyond the 2920 ICS may be drastically reduced in component count by using 8253 programmable interval timer/counter, Figure 5.1.

The advantages perceived in implementing the counters on the 8253 may be listed as under:

- a) Drastically reduced component count both in the number of IC's and passive components.
- b) Reduction in the power consumption would be substantial since only two 8253 are sufficient to implement all the four counters as well as have timers to provide the timing for the interrupt control. The 8282 latches each consuming 1 watt power can be dispensed with.
- c) The total number of monostables used at present is eight. Changing over to 8253 provides automatically for the conditions when count exceeds 16 msec. Therefore only four monostables need to be retained for providing the blanking pulses.
- d) The additional logic circuitory used for reset of the XR 2240 is therefore automatically dispensed with.
- e) Higher precision may be achieved since the individual pitch period estimates can be made on 16 bit counters




Fig 5.1 Block diagram for suggested improvement

as against 8 bits in the present implementation.

## 5.2 SUGGESTED SCHEME FOR THE REALISATION OF LPC VOCODER

The pitch period estimator implemented can be used as the excitation analyser for an LPC vocoder based on the schematic of Figure 5.2. Study has shown the feasibility of such a project [19]. The major signal processing hardware required is a combination filter-codec (AMI \$3507) and two Signal Processing Interfaces (SPI). One SPI is used to implement the LPC analyzer and the other an acoustic tube synthesizer. The SPI used can be the AMI \$2811 or the equivalent NEC PD 7720, both of which are well suited. The 8085 is used for data transfer, control and multiplexing functions along with communications with the host terminal. The overall scheme of implementation corresponds to that shown in Figure 2.12.

### 5.2.1 Analyzer Implementation

The analyzer is a windowed autocorrelator followed by Durbin's recursion to evaluate the reflection coefficients (Section 2.3). The SPI receives speech samples as serial data from the combo codec-filter, once per analysis frame, on command from the control processor during an A/D interrupt service. The received speech samples are weighted by a Hamming window and the P+1 correlation coefficients are computed for the current frame. This computation concludes the interrupt service routine.




Fig 5.2 LPC Vocoder Architecture

The background routine in the SPI computes the LPC reflection coefficients passed from the interrupt service routine above. This computation, also, is performed once per frame on command from the control processor. The end result of the computation is an array consisting of P reflection coefficients and the prediction residual energy. Parameter coding is implemented in the control processor in order to maintain the flexibility of the SPI analyzer. The analysis frame length is 22.5 ms for 8 KHz sampling rate for an intended predictor order often.

The pitch period estimator already implemented can provide a pitch estimate/unvoiced decision once per the 22.5 ms frame.

## 5.2.2 Synthesizer Implementation

energy estimate, pitch/voicing decision, and a set of reflection coefficients from the control and communications microprocessor. The synthesizer reconstructs the speech and outputs it as PCM data through the SPI serial output port. The synthesizer consists of an excitation generator, a lattice (acoustic tube) filter and a one pole de-emphasis filter. The lattice filter coefficients are obtained from a linear interpolation of the past and present frame's reflection coefficients. In voiced frames, the filter excitation is a pulse train with pitch equal to the estimate and amplitude based on a linear interpolation of the

past and present frame's energy estimates. In unvoiced frames, a psuedorandom noise waveform is used. In each sampling interval, the SPI interrupt driven foreground routine updates the excitation generator as well as lattice and de-emphasis filters to produce a synthetic speech sample. The foreground routine also interpolates the reflection coefficients three times a frame and interpolates the pitch pulse amplitudes during each pitch period.

The background program is activated when the foreground program receives a frame mark from the control
processor. It then inputs a set of synthesis parameters
under a full bandshake protocol. Parametric decoding is
executed in the control processor. The background routine
also converts the energy estimate parameter to pitch pulse
amplitudes during voiced frames and psuedorandom noise
amplitudes during unvoiced frames. These amplitudes are
based on the energy estimate, pitch period, and frame size.

# 5.3 CONCLUSION

Various analysis-synthesis schemes for speech processing have been reviewed in the thesis. From amongst these, it is found that an LPC vocoder implementation is feasible using available components.


A pitch period estimator based on the Parallel Processing algorithm of Gold and Rabiner was implemented and found to be working satisfactorily. The hardware size

can be drastically reduced as suggested. Lack of a facility to test the estimator for real speech input samples inhibits comments on its performance though tests have otherwise shown it to be fairly accurate in the extraction of pitch period of signals generated using a Laboratory function generator.


### REFERENCES


- [1] FLANAGAN J.L., Speech Analysis, Synthesis and Perception, Springer-Verlag.
- [2] JAYANT N.S., 'Digital Coding of Speech Waveforms: PCM, DPCM and DM Quantizers', Proceeding IEEE, May 1974.
- [3] OPPENHEIM A.V., Applications of Digital Signal Processing, Prentice Hall.
- [4] RABINER L.R., SCHAFER R.W., Digital Signal Processing of Speech Signals, Prentice Hall.
- [5] MARKEL J.D., GRAY A.H., Linear Prediction of Speech, Springer Verlag.
- [6] GOLD B., RABINER L.R., 'Parallel Processing Techniques for Estimating Pitch Periods of Speech in the Time Domain', Journal of the Acou. Soc. of America (JASA), August 1969.
- [7] GOLD B., 'Digital Speech Networks', Proc. IEEE, Dec. 1977.
- [8] BEAUCHAMP K., YUEN C., Digital Methods for Signal Analysis, George Allen & Unwin.
- [9] OPPENHEIM A.V., SCHAFER R.W., Digital Signal Processing, Prentice Hall.
- [10] OPPENHEIM A.V., SCHAFER R.W., 'Homomorphic Analysis of Speech', IEEE Trans. on Audio and Electroacoustics, June 1968.
- [11] RABINER L.R., SCHAFER R.W., 'Digital Representation of Speech Signals', Proc. IEEE, April 1975.
- [12] MARKEL J., 'Linear Prediction: A Tutorial Review', Proc. IEEE, April 1975.
- [13] RABINER L.R., et al., 'A Comparative Study of Several Pitch Detection Algorithms', IEEE Trans. on ASSP, Oct. 1976.
- [14] FLANAGAN J.L., 'Automatic Extraction of Formant Frequencies for Continuous Speech', JASA, Jan. 1956.
- [15] ATAL B.S., HANAUER S.L., 'Speech Analysis and Synthesis by Linear Prediction of the Speech Wave', JASA, Aug. 1971.


- [16] DUDLEY H., 'The Vocoder', Bell Laboratories Record, Dec. 1939.
- [17] GOLD B., RADER C.M., 'The Channel Vocoder', IEEE Trans. on Audio and Electroacoustics, Dec. 1967.
- [18] HOFFSTETTER E.M., et al., 'Microprocessor Realisation of a Linear Predictive Vocoder', IEEE Trans. on ASSP, Oct. 1977.
- [19] FELDMAN J.A., et al., 'A Compact Flexible Vocoder
  Based on a Commercial Signal Processing Microcomputer',
  IEEE Journal of Solid State Circuits, Feb. 1983.
- [20] Intel Components Catalogue, 1982.
- [21] 2920 Analog Signal Processor Design Handbook.
- [22] 2920 Signal Processing Software:
  SPAS 20 Compiler Users' Manual
  2920 Simulator Users' Manual
  2920 Assembly Language Manual.
- [23] LERNER RM, Band Pass Filters with Linear Phase', Proc. IEEE, March 1964.





PC CARD LAYOUT












CIRCUIT OF A PPE

# APPENDIX A-3

	U15
PPE 1	U25
I B Research S S	U29
	<b>U17</b>
PPE 2	U26
U Venezania di Gracciana	U30
	U20
PPE 3	U27
G S Similar cone?	U31
	U22
PPE 4	U28
The second secon	U32



ASSEMBLER INVOKED BY: :F1:AS2920 FULFIL

```
LINE LOC OBJECT SOURCE STATEMENT
   7
                  ; A/D CONVERSION ROUTINE ADDED BY MACRO ADCONV
   0 0066EB
                       SUB DAR, DAR, ROO, INO
        1 OOOOEF
   41.
                           INO
   1227
        2 0000EF
                           TMO
   4.
        3 0000EF
                           INO
   7
        4 0000EF
                           INO
   \odot
        5 0000EF
                           INO
   100
        6 0000EF
                           TNO
  10
        7 4000EF
                           NOP
       8 6000EF
  1.1
                           CVTS
       9 4000EF
  12
                      NOP
      10 EBE6ED
  13
                           ADD DAR, KM2, ROO, CND6
      11 4000EF
12 7100EF
  14.
                           NOP
  1 ....
                           CVT7
      13 4000EF
  16
                          NOP
      14 6100EF
  17
                           CVT6
       15 4000EF
  18
                           NOP
  19
       16 5100EF
                           CVT5
  \mathbb{C}()
      17 4000EF
                          NOP
      18 4100EF
  21
                           CVT4
       19 4000EF
  22
                           NOP
      20 3100EF
  23
                           CVT3
  24
      21 4000EF
                          NOP
  25
      22 2100EF
                           CVT2
  26
       23 4000EF
                           NOP
       24 1100EF
  27
                           CVTi
  28
      25 4000EF
                          NOP
       26 0100EF
  29
                          CVTO
  30
       27 4000EF
                          NOP
                          LDA INPUT, DAR
       28 4022EF
  31
                                                 ; SCALE INPUT HERE
                 END OF MACRO ADCONV
  32
  ; THESE ARE THE SCALINGS SUGGESTED BY : CODFIL FOR THE VARIOUS INPUTS:
  \mathbb{R}^{2}
       29 4000FE LDA INO+PO, INPUT, ROS
       30 4400CE LDA INO+P1, INPUT, RO7
  35
  36
                   INO+P2 EQU INO+P1
                  INO+P3 EQU INO+P0
OUT2+P0 EQU TEMP
  37
  38
       31 4COOFF LDA OUT2+PO,OUT1+PO,ROO
  31.7
                      ; QUT2+P0=1.00000000*QUT1+P0
  40
  41
       32 4818EF LDA OUT1+PO,OUTO+PO,ROO
  42
                      ; OUT1+PO=1.00000000*OUT0+PO
       33 42185E LDA OUTO+PO,OUT2+PO,RO3
  43
                      ; OUTO+PO=0.125000000*OUT2+PO
  44
       34 4218FB SUB OUTO+PO, OUT2+PO, ROO
  45
                      ; OUTO+PO=-0.87500000*OUT2+PO
  46
       35 42189D ADD OUTO+PO, OUT2+PO, R13
  4.7
                      ; OUTO+PO=-0.87487792*OUT2+PO
  48
       36 42183D ADD OUTO+PO, OUT2+PO, R10
  49
                      ; OUTO+PO=-0.87390136*OUT2+PO
  50
  51
       37 4218DC ADD OUTO+PO,OUT2+PO,RO7
                      ; OUTO+PO=-0.86608886*OUT2+PO
```

()

```
LINE
      LOC OBJECT SOURCE STATEMENT
  53
       38 48187D ADD OUTO+PO,OUTO+PO,R12
  ; OUTO+PO=-0.86630039*OUT2+PO
       39 4218BA SUB OUTO+PO, OUT2+PO, RO6
  :::i/:::
                        OUTO+PO=-0.88192539*OUT2+PO
  57
       40 4810DD ADD OUTO+PO,OUT1+PO,LO1
  58
                      ; OUTO+P0=2.0000000*OUT1+P0-0.88192539*OUT2+P0
       41 48105A SUB OUTO+FO, OUT1+FO, ROS
  60
                      ; OUTO+PO=1.8750000*0UT1+PO-0.88192539*OUT2+PO
  61
       42 481058 SUB OUTO+FO,OUT1+FO,R11
                      ; OUTO+PO=1.8745117*OUT1+PO-0.88192539*OUT2+PO
  62
  63
       43 4018FD ADD OUTO+PO, INO+PO, ROO
  64
                      ; OUTO+PO=1.8745117*OUT1+PO-0.88192539*OUT2+PO+1.000000000*INO+PO
  65
                  OUT2*P1 EQU TEMP
       44 4EOOFF LDA OUT2*P1,OUT1*P1,ROO
  66
  67
                        OUT2+P1=1.000000000*OUT1+P1
  68
       45 4E18EF LDA OUT1+P1, OUTO+P1, ROO
  69
                      ; OUT1+P1=1.00000000*OUT0+P1
  70
       46 46185E LDA OUTO+P1, OUT2+P1, ROS
  71
                      ; OUTO+P1=0.125000000*OUT2+P1
       47 4E185B SUB OUTO+P1,OUTO+P1,R11
  72
                      ; OUTO+P1=0.124938964*OUT2+P1
  73
  74
       48 1066EB SUB DAR, DAR, ROO, IN1
  75
       49 1E189B SUB OUTO+P1, OUTO+P1, R13, IN1
  76
                        OUTO+P1=0.124923718*OUT2+P1
       50 1618FB SUB OUTO+P1, OUTZ+P1, ROO, IN1
  77
  78
                      ; OUTO+P1=-0.87507626*0UT2+P1
  79
       51 1E18DC ADD OUTO+P1,OUTO+P1,R07,IN1
  \mathbb{S}()
                      ; OUTO+P1=-0.88191279*OUT2+P1
  81
       52 1E10DD ADD OUTO+P1, OUT1+P1, LO1, IN1
                        OUTO+P1=2.0000000*OUT1+P1-0.88191279*OUT2+P1
  82
  83
       53 1E105A SUB OUTO+P1,OUT1+P1,R03,IN1
                      ; OUTO+P1=1.8750000*OUT1+P1-0.88191279*OUT2+P1
  84
  85
       54 4E10FA SUB OUTO+P1,OUT1+P1,R08
                      ; OUTO+P1=1.8710937*OUT1+P1-0.88191279*OUT2+P1
  86
       55 AE103B SUB OUTO+P1, OUT1+P1, R10, CVTS
  87
                      ; OUTO+P1=1.8701171*OUT1+P1-0.88191279*OUT2+P1
  88
  56 4E107B SUB OUTO+P1, OUT1+P1, R12
                       OUTO+P1=1.8698730*OUT1+P1-0.88191279*OUT2+P1
  90
  91
       57 EBE6ED ADD DAR, KM2, ROO, CND6
       58 4610FD ADD OUTO+P1, INO+P1, ROO
  97
                        OUTO+P1=1.8698730*OUT1+P1-0.88191279*OUT2+P1+1.00000000*INO+P1
  93
  94.
       59 7100EF CVT7
                  OUT2*P2 EQU TEMP
  ; INCLUDE TWO INST TO TEST BITA:
  96
       60 F9CACF LDA BITA, KP5, LO1, CND7
  97
       61 70C2EF LDA BITA, KPO, CNDS
  98
  \circ \circ
                  ; CONTINUE FILTERING
       62 4428FF LDA OUT2+P2,OUT1+P2,R00
 100
                      ; OUT2+P2=1.00000000*OUT1+P2
 101
       63 4260FF LDA OUT1+P2, OUT0+P2, ROO
 102
                      ; OUT1+P2=1.00000000*OUT0+P2
 103
 104
       64 46484E LDA OUTO+P2, OUT2+P2, RO3
                      ; OUTO+P2=0.125000000*0UT2+P2
 105
```

65 4648EB SUB OUTO+P2, OUT2+P2, ROO

106

160

```
LOC OBJECT SOURCE STATEMENT
LINE
 107
                      ; OUTO+P2=-0.87500000*OUT2+P2
 108
       66 4660CC ADD OUTO+P2, OUTO+P2, RO7
 109
                      ; OUTO+P2=-0.88183593*OUT2+P2
 110
       67 46606D ADD OUTO+P2, OUTO+P2, Riz
 1.1.1
                      ; OUTO+P2=-0.88205126*OUT2+P2
 112
       68 46488D ADD OUTO+P2, OUT2+P2, R13
 113
                      ; OUTO+P2=-0.88192919*OUT2+P2
       69 4468CD ADD OUTO+P2,OUT1+P2,L01
 114
 115
                      ; OUTO+P2=2.0000000*OUT1+P2-0.88192919*OUT2+P2
       70 44684A SUB OUTO+P2,OUT1+P2,R03
 116
 117
                     ; OUTO+P2=1.8750000*0UT1+P2-0.88192919*0UT2+P2
 118
       71 4468AA SUB OUTO+P2, QUT1+P2, RO6
 119
                      ; OUTO+P2=1.8593750*OUT1+P2-0.88192919*OUT2+P2
 120
       72 4468EA SUB OUTO+P2,OUT1+P2,R08
 121
                     ; OUTO+P2=1.8554687*OUT1+P2-0.88192919*OUT2+P2
 122
       73 44684B SUB OUTO+P2,OUT1+P2,R11
 123
                      ; OUTO+P2=1.8549804*OUT1+P2-0.88192919*OUT2+P2
 124
       74 44688D ADD OUTO+P2, OUT1+P2, R13
 125
                      j OUTO+P2=1.8551025*OUT1+P2-0.88192919*OUT2+P2
       75 4640ED ADD OUTO+P2, INO+P2, ROO
 126
 127
                     ; OUTO+P2=1.8551025*OUT1+P2-0.88192919*OUT2+P2+1.00000000*IN0+P2
 128
                  OUT2+P3 EQU TEMP
       76 3066EB SUB DAR, DAR, ROO, INS
                                                     ; A DUMMY READ TO DISCHARGE S&H CAPACITOR
 129
 130
       77 3628FF LDA OUT2+P3,OUT1+P3,R00,IN3
 131
                     ; OUT2+P3=1.00000000*OUT1+P3
 132
       78 3C60FF LDA OUT1+P3,OUTO+P3,R00,IN3
 133
                      ; OUT1+P3=1.00000000*OUT0+P3
       79 32584E LDA OUTO+P3,OUT2+P3,R03,IN3
 134
 135
                      ; OUTO*P3=0.125000000*OUT2*P3
       80 3258EB SUB OUTO+P3,OUT2+P3,R00,IN3
 136
 137
                      ; OUTO+P3=-0.87500000*OUT2+P3
       81 3870AC ADD OUTO+P3, OUTO+P3, RO6, IN3
 138
 139
                      ; OUTO+P3=-0.88867187*OUT2+P3
       82 48702B SUB OUTO+P3,OUTO+P3,R10
 140
 141
                      ; OUTO+P3=-0.88780400*OUT2+P3
                                                    START ACQUIRING BITE
       83 2066EB SUB DAR, DAR, ROO, IN2
 142
       84 2258CC ADD OUTO+P3, OUT2+P3, R07, IN2
 143
                      ; OUTO+P3=-0.87999150*OUT2+P3
 144
       85 22580B SUB OUTO+P3,OUT2+P3,R09,IN2
 145
                      ; OUTO+P3=-0.88194462*OUT2+P3
 146
       86 2278CD ADD OUTO+P3,OUT1+P3,LO1,IN2
 147
                      ; OUTO+P3=2.0000000*OUT1+P3-0.88194462*OUT2+P3
 148
       87 22784A SUB OUTO+P3,OUT1+P3,R03,IN2
 149
                      ; OUTO+P3=1.8750000*OUT1+P3-0.88194462*OUT2+P3
 150
       88 22788A SUB OUTO+P3, OUT1+P3, R05, IN2
 151
                      ; OUTO+P3=1.8437500*OUT1+P3-0.88194462*OUT2+P3
 152
       89 42782D ADD OUTO+P3,OUT1+P3,R10
 153
                      ; OUTO+P3=1.8447265*OUT1+P3-0.88194462*OUT2+P3
 154
       90 62786D ADD OUTO+P3,OUT1+P3,R12,CVTS
 155
                      ; OUTO+P3=1.8449707*OUT1+P3-0.88194462*OUT2+P3
 156
       91 4058ED ADD OUTO+P3, INO+P3, ROO
 157
                      ; OUTO+P3=1.8449707*OUT1+P3-0.88194462*OUT2+P3+1.00000000*INO+P3
 158
                                           ; A/D CONV INST
       92 EBEGED ADD DAR, KM2, CND6
 159
```

; NOW THE SUM OF THE SUB FILTER OUTPUTS HAS TO BE TAKEN

```
LINE LOC OBJECT SOURCE STATEMENT
     93 4858FF LDA OUTPUT, OUTO+PO, ROO
162
       94 7B58FB SUB OUTPUT, OUTO+P1, ROO, CYT7
       95 4270FD ADD OUTPUT, OUTO+P2, ROO
 163
 164
                 : INCLUDE TWO INST TO SET BIT B
 165 96 FDDACF LDA BITB, KP5, LO1, CND7
166 97 74DZEF LDA BITB, KPO, CNDS
                  CONTINUE
 167
 168 98 4870FB SUB OUTPUT, OUTO+P3, ROO
 169 99 4878DD ADD OUTPUT, OUTPUT, LOI
 170 100 4878DF LDA OUTPUT, OUTPUT, LO1
 171
      101 486CEF LDA DAR, OUTPUT
 172 102 4000EF NOP
 173 103 4000EF NOP
      104 4000EF NOP
 174
 175 105 44D2FF LDA NEGVAL, KPO
                                             ; PEAK DETECTION AND RUN DOWN SECTION
 176 106 7CDADE LDA NEGVAL, KP5, LO1, CNDS
      107 4C28F7 ABS TEMP, OUTPUT
 177
      108 448A1A SUB TEMP, KP1, RO1
 178
                                          ;TO SET A THRESHOLD FOR INPUT SIGNAL LEVEL
 179 109 424CE5 LIM DAR, TEMP
 180 110 4000EF NOP
      111 70D2FF LDA OUTPUT, KPO, CNDS
 181
      112 4829E7 ABS CEE,OUTPUT
 182
 183 113 4281FF LDA SAVE, BEE
 184 114 4689EB SUB BEE, AYE
 185 115 42C4E5 LIM DAR, BEE
      116 7093EF LDA FLAG, KPO, CNDS
 186
      117 F393EF LDA FLAG, KP2, CND7
 187
 188 118 4489EF LDA BEE, SAVE
      119 4481EB SUB BEE CEE
 189
 190
      120 42C4E5 LIM DAR, BEE
 191
      121 F393ED ADD FLAG, KP2, CND7
 192 122 4093FF LDA PEAK, KFO
 193 123 48C4EF LDA DAR,FLAG
194 124 4000EF NOP
 195 125 4000EF NOP
 196 126 F199FF LDA PEAK, SAVE, CND7
 197
      127 4481EF LDA BEE, CEE
 198 128 4489FF LDA AYE, SAVE
 199 129 4A4CEF LDA DAR, NEGVAL
 200 130 4493EF LDA NPEAK, KPO
      131 4C99FF LDA PPEAK, PEAK
 201
 202
      132 F593FF LDA PPEAK, KPO, CND7
      133 FD99EF LDA NPEAK, PEAK, CND7
 203
 204 134 4064EF LDA DAR BITA
      135 4000EF NOP
 205
      136 F593FF LDA PPEAK, KPO, CND7
 206
      137 4A64EF LDA DAR, BITB
 207
      138 4000EF NOP
 208
      139 F593EF LDA NPEAK, KPO, CND7
 209
 210 140 40E9EF LDA PSTORE, PCRDV
      141 4AC9FB SUB PCRDV, PPEAK
 211
      142 40ECE5 LIM DAR, PCRDV
143 4EEBEF LDA PINFO, KM1
 212
 213
      144 7EC9FF LDA POSPK, PFEAK, CNDS
 214
```

```
LINE LOC OBJECT SOURCE STATEMENT
      145 7CCBCF LDA PINFO,KP5,LO1,CNDS
 215
 216
      146 42E4E5 LIM DAR, PINFO
      147 40E1FF LDA PCRDV, PSTORE
 217
      148 F3E9FF LDA PCROV, POSPK, CND7
 218
      149 8000EF OUTO
 219
 \mathbb{Z}(\mathbb{Z}(\mathbb{C}))
      150 SOOOEF OUTO
      151 SOOOEF OUTO
 221
      152 8000EF OUTO
 222
 223
      153 8000EF OUTO
      154 SOOOEF OUTO
 224
 225
      155 48F9EF LDA NSTORE, NCRDV
 226
      156 4AD1FB SUB NCRDV, NPEAK
 227
      157 48ECE5 LIM DAR, MCRDV
      158 4EFBEF LDA NINFO,KM1
 228
 229
      159 TED1FF LDA NEGPK, NPEAK, CNDS
      160 7CDBCF LDA NINFO, KP5, LO1, CNDS
 230
 231
      161 4AE4E5 LIM DAR, NINFO
 232
      162 48F1FF LDA NCRDV, NSTORE
      163 FBF9FF LDA NCRDV, NEGPK, CND7
 233
 234
      164 A000EF OUT2
      165 ACCOEF OUTZ
166 ACCOEF OUTZ
 235
 234
      167 ACCOEF CUT2
 237
 238
      168 ACCOEF OUT2
 239
      169 ACCORT OUTZ
      170 4064EF LDA DAR BITA
 240
 241
      171 4000EF NOP
 242
      172 FSEPFF LDA PCRDV/POSPK/CND7
 243
      173 4A64EF LDA DAR BITB
      174 40ACEF LDA PY, PCRDV
 244
 245
      175 FBF9FF LDA NORDV, NEGPK, CND7
 246
      176 40ACAA SUB PY, PCRDV, RO6
 247
      177 40ACOB SUB PY, PCRDV, RO9
      178 40064D ADD PY, PY, R11
 248
                  ; PY=. 9829106*PCRDV----THE ACTUAL FACTOR DESIRED WAS 0. 9828206
 249
                                : PCRDV HAS LATEST RUNDOWN VALUE
 250
      179 4043FF LDA PCRDV, PY
 251
      180 48ACFF LDA NY NCRDV
 252
      181 48ACBA SUB NY,NCRDV,RO6
      182 48AC1B SUB NY, NCRDV, RO9
 253
 254
      183 400E5D ADD NY,NY,R11
                  ; NY= 98291056*NCRDV-----THE SAME ERROR EXSITS
 255
                                     ; NCRDV HAS NOW THE LATEST RUNDOWN VALUE FOR NEGATIVE PEAKS
 256
      184 405BFF LDA NCRDV, NY
 257
       185 4000EF NOP
      186 4000EF NOP
 258
 259
       187 4000EF NOP
      188 5000EF EOP
 260
       189 4000EF NOP
 261
      190 4000EF NOP
 262
       191 4000EF NOP
 263
                   END
 264
```

SYMBOL:

VALUE:

PAGE

INPUT			
INO+PO			Ö
1NO+P1			1
INO+F2			2
INO+F3			2
***			1.
OUT2+PO			3
TEMP			3
OUT 1+PO			4
ouro-eo			S
OUT2+P1			ā
OUT 1 + F 1			6
OUTO+P1			7
OUT2+P2			á
BITA			8
OUT1+P2			9
OUTO+P2			10
OUT2+P3			3
OUT1+P3			11
OUTOMPS			12
OUTPUT			13
BITB			14
NEGVAL			15
CEE			16
SAVE			
BEE			17
AYE			18
FLAG			19
FEAK			20
NPEAK			21
PPEAK			22
PSTORE			23
PCRDV			24
PINFO			25
POSPK			26
NSTORE			27
NORDV			28
			29
NINFO			30
NEGPK			31
PY			32
NY			33

ASSEMBLY COMPLETE
ERRORS = 0
WARNINGS = 0
RAMSIZE = 34
ROMSIZE = 192

ASSEMBLER INVOKED BY: :F1:AS2920 FINFIL

OUTZ+P1 EQU TEMP

52

```
LINE LOC OBJECT SOURCE STATEMENT
```

```
Ţ
 \mathbb{Z}
                ; A/D CONVERSION ROUTINE ADDED BY MACRO ADCONV
 3
      0 0069EB
                         SUB DAR, DAR, ROO, INO
 4
        OCCUPE
                         TNO
 ::::i
      2 0000EF
                         INO
6
7
      3 0000EF
                         INO
      4 0000EF
                         INO
\odot
      5 0000EF
                         INO
 9
      6 0000EF
                         TMO
      7 4000EF
10
                         NOP
      8 6000EF
11
                         CVTS
      9 EBE4ED
12
                         ADD DAR, KM2, ROO, CND6
13
     10 4000EF
                         NOP
1.4
     11 7100EF
                         CVT7
15
     12 4000EF
                         NOP
     13 6100EF
16
                         CVT6
17
                OUT2+PO EQU TEMP
     14 4008EF LDA OUTZ+PO, OUT1+PO, ROO, NOP
18
19
                    ; OUT2*P0=1.00000000*0UT1*P0
     15 5300FF LDA OUT1+PO,OUTO+PO,ROO,CVT5
20
21
                     ; OUT1+P0=1.00000000*OUT0+P0
     16 44004E LDA OUTO+PO,OUT2+PO,RO3,NOP
22
23
                     ; OUTO+PO≕0.125000000*0UT2+PO
24
     17 4500EB SUB OUTO+PO, OUT2+PO, ROO, CVT4
25
                    ; OUTO+PO=-0.87500000*OUT2+PO
26
     18 46008A SUB OUTO+PO,OUTO+PO,RO5,NOP
27
                    ; OUTO+PO=-0.84765625*OUT2+PO
28
     19 37002B SUB QUTO+PO, QUTO+PO, R10, CVT3
29
                    ; OUTO+PO≕-O. 84682841*OUT2+PO
30
     20 4400CA SUB OUTO+PO,OUT2+PO,RO7,NOP
31
                    ; OUTO+PO=-O. 85464091*OUT2+PO
32
     21 2508CD ADD OUTO*PO,OUT1*PO,LO1,CVT2
33
                    ; OUTO+P0=2.0000000*OUT1+P0-0.85464091*OUT2+P0
34
     22 44084A SUB OUTO+PO, OUT1+PO, RO3, NOP
35
                    ; OUTO*PO=1.8750000*OUT1*PO-0.85464091*OUT2*PO
36
     23 15086A SUB OUTO+PO,OUT1+PO,RO4,CVT1
37
                    ; OUTO+PO=1.8125000*OUT1+PO-0.85464091*OUT2+PO
38
     24 4408AC ADD OUTO+PO,OUT1+PO,ROA,NOP
39
                    ; OUTO+PO=1.8281250*OUT1+PO-0.85464091*OUT2+PO
40
     25 05080B SUB QUTO+PO,QUT1+PO,RO9,CVTO
41
                    ; OUTO+PO=1.8261718*OUT1+PO-0.85464091*OUT2+PO
42
     26 4000EF NOP
43
     27 4422FF LDA INPUT, DAR
44
     28 4218CE LDA INO+PO, INPUT, RO7
                                                  ; INPUT SCALING IS EFECTED HERE
45
     29 4218BE LDA INO+P1, INPUT; RO6
46
                INO+P2 EQU INO+P1
                INO+P3 EQU INO+P1
47
49
                INO+P4 EQU INO+P1
49
                INO+P5 EQU INO+P1
     30 4COOED ADD OUTO+PO, INO+PO, ROO
50
                    ; OUTO+PO=1.8261718*OUT1+PO-0.85464091*OUT2+PO+1.00000000*INO+PO
51
```

and the second of the second o

0000000

0000000

106

```
LOC OBJECT SOURCE STATEMENT
LINE
       31 4AOOEF LDA OUT2+P1,OUT1+P1,ROO
 53
 54
                      ; OUT2+P1=1.00000000*OUT1+P1
       32 4E18EF LDA OUT1÷P1,OUTO÷P1,ROO
 1227 0227
 56
                      ; OUT1+P1=1.00000000*OUT0+P1
       33 4E107E LDA OUTO+P1,OUT1+P1,R04
 57
 58
                      ; OUTO+P1=0.062500000*OUT1+P1
       34 4E103A SUB OUTO+P1,OUT1+P1,RO2
 59
  60
                       OUTO+P1=-0.18750000*OUT1+P1
       35 4E10DD ADD OUTO+P1,OUT1+P1,LO1
 61
                      ; OUTO+P1=1.8125000*OUT1+P1
  62
       36 4E185D ADD OUTO+P1,OUTO+P1,R11
  63
                       OUTO+P1=1.8133850*OUT1+P1
  64
  65
       37 4410FB SUB OUTO+P1,OUT2+P1,ROO
  66
                      ; OUTO+P1=1.8133850*OUT1+P1-1.00000000*OUT2+P1
       38 44105C ADD OUTO+P1,OUT2+P1,RO3
  67
  68
                       OUTO+P1=1.8133850*OUT1+P1-0.87500000*OUT2+P1
       39 4410BC ADD OUTO+P1,OUT2+P1,RO&
  69
  70
                       OUTO+P1=1.8133850*OUT1+P1-0.85937500*OUT2+P1
       40 4410FC ADD OUTO+P1,OUT2+P1,ROS
  71.
  72
                      ; OUTO+P1=1.8133850*OUT1+P1-0.85546875*OUT2+P1
       41 44103D ADD OUTO+P1,OUTZ+P1,R10
  73
  74
                       OUTO+P1=1.8133850*OUT1+P1-0.85449218*OUT2+P1
 75
       42 44109B SUB OUTO+P1,OUTZ+P1,R13
  76
                       OUTO+P1=1.8133850*OUT1+P1-0.85461425*OUT2+P1
       43 4CISED ADD OUTO+P1, INO+P1, ROO
  77
  78
       44 1066EB SUB DAR, DAR, IN1
                                                   ; START ACQUIRING BIT A
  79
                      ; OUTO+P1=1.8133850*OUT1+P1-0.85461425*OUT2+P1+1.00000000*INO+P1
  80
                 OUT2+P2 EQU TEMP
  81
       45 1020EF LDA OUT2+P2, OUT1+P2, ROO, IN1
  82
                        OUT2+P2=1.00000000*OUT1+P2
  83
       46 1068EF LDA OUT1+P2,OUTO+P2,R00,IN1
  94
                      ; OUT1+P2=1.00000000*OUT0+P2
  85
       47 10405E LDA OUTO+P2, OUT2+P2, ROS, IN1
  86
                      ; OUTO+P2=0.125000000*OUT2+P2
  97
       48 1040FB SUB OUTO+P2,OUT2+P2,R00,IN1
  OUTO+P2=-0.87500000*0UT2+P2
  89
       49 1068DA SUB OUTO+P2,OUTO+P2,R07,IN1
  90
                       OUTO+P2=-0.86816406*OUT2+P2
  91
       50 1068DA SUB OUTO+P2,OUTO+P2,R07,IN1
  92
                      ; OUTO+P2=-0.86138154*OUT2+P2
 93
       51 4048DA SUB OUTO+P2,OUTO+P2,R07,NOP
  94
                      ; OUTO+P2=-0.85445195*OUT2+P2
       52 6060DD ADD OUTO+P2,OUT1+P2,LO1,CVTS
  95
  96
                       OUTO+P2=2. 0000000*OUT1+P2-0. 85465195*OUT2+P2
       53 40603A SUB OUTO+P2, OUT1+P2, RO2
  97
  98
                       OUTO+P2=1.7500000*OUT1+P2-0.85465195*OUT2+P2
       54 EBESED ADD DAR, KM2, ROO, CNDS
  99
                                                        ; A/D CONV INST
 100
       55 40609C ADD OUTO+P2, OUT1+P2, RO5, NOP
                      ; OUTO+P2=1.7812500*OUT1+P2-0.85465195*OUT2+P2
 101
       56 71601B SUB OUTO+P2, OUT1+P2, R09, CVT7
 102
                      ; OUTO+P2=1 7792968*OUT1+P2-0 85465195*OUT2+P2
 103
 104
       57 40607D ADD OUTO+P2, OUT1+P2, R12
 105
                      ; OUTO+P2=1.7795410*OUT1+P2-0.85465195*OUT2+P2
                  ; INCLUDE TWO INST TO SET BIT A
```

0000000

. 00000000

```
LOC OBJECT SOURCE STATEMENT
LINE
       58 FDCACF LDA BITA,KP5,L01,CND7
 107
108
       59 74C2EF LDA BITA,KPO,ROO,CNDS
109
                 CONTINUE FILTERING
       60 4848FD ADD OUTO+P2, INO+P2, ROO
 110
                     ; OUTO+P2=1.7795410*OUT1+P2-0.85465195*OUT2+P2+1.00000000*IN0+P2
 111
 112
                 OUT2+P3 EQU TEMP
       61 3228EF LDA OUTZ+P3,OUT1+P3,R00,IN3
 113
 114
                       OUT2+P3=1.00000000*QUT1+P3
 115
       62 3C60FF LDA OUT1+P3,QUT0+P3,R00,IN3
 116
                     ; OUT1+P3=1.00000000*OUT0+P3
       63 30504E LDA OUTO+P3,OUT2+P3,R03,IN3
 117
 118
                     ; OUTO+P3=0.125000000*OUT2+P3
       64 3050EB SUB OUTO+P3,OUT2+P3,R00,IN3
 119
 120
                      ; OUTO+P3=-0.87500000*QUT2+P3
       65 3870AA SUB OUTO+P3,OUTO+P3,R06,IN3
 121
                     ; OUTO+P3=-0.86132812*OUT2+P3
 122
       66 30502D ADD OUTO+P3,OUT2+P3,R10,IN3
 123
                      ; OUTO+P3=-0.86035156*OUT2+P3
 124
 125
       67 4870CA SUB OUTO+P3,OUTO+P3,R07
 126
                     ; OUTO+P3=-0.85363007*OUT2+P3
       68 40502B SUB OUTO+P3,OUT2+P3,R10
 127
 128
                       OUTO+P3=-0.85460664*OUT2+P3
       69 4278CD ADD OUTO+P3, OUT1+P3, LO1
 129
 130
                      131
       70 42782A SUB OUTO+P3, OUT1+P3, RO2
 132
                       OUTO+P3=1.7500000*0UT1+P3-0.85460664*0UT2+P3
 133
       71 4278AA SUB OUTO+P3,OUT1+P3,RO6
 134
                      ; OUTO+P3=1.7343750*OUT1+P3-0.85460664*OUT2+P3
 135
       72 42786D ADD OUTO+P3,OUT1+P3,R12
 136
                       OUTO+P3=1. 7346191*OUT1+P3-0. 85460664*OUT2+P3
 137
       73 4858ED ADD OUTO+P3, INO+P3, ROO
 138
                     ; OUTO+P3=1.7346191*OUT1+P3-0.85460664*OUT2+P3+1.00000000*INO+P3
                 OUT2*P4 EQU TEMP
 139
 140
       74 ZO66EB SUB DAR, DAR, ROO, INZ
                                                        START ACQUIRING BIT B
 141
       75 2828EF LDA OUT2+P4, OUT1+P4, ROO, IN2
 142
                     ; OUT2+P4=1.00000000*OUT1+P4
 143
       76 2A70FF LDA OUT1+P4, OUT0+P4, ROO, IN2
 144
                     ; OUT1+P4=1.00000000*0UT0+P4
       77 2C78OC ADD OUTO+P4, OUT1+P4, R01, IN2
 145
                      ; OUTO+P4=1.00000000*OUTO+P4+0.50000000*OUT1+P4
 146
       78 2C784C ADD OUTO+P4,OUT1+P4,RO3,IN2
 147
 148
                     ; OUTO+P4=1.00000000*OUTO+P4+0.62500000*OUT1+P4
       79 2E708C ADD OUTO+P4,OUTO+P4,R05,IN2
 149
 150
                       OUTO+P4=1 03125000*0UTO+P4+0 64453125*0UT1+P4
151
       80 4E700D ADD OUTO+P4, OUTO+P4, R09
                       OUTO+P4=1. 03326416*OUTO+P4+0. 64579008*OUT1+P4
 152
       81 6450EB SUB OUTO+P4, OUT2+P4, ROO, CVTS
 153
                       QUTO+P4=1. 03326416*0UT0+P4+0. 64579008*0UT1+P4-1. 00000000*0UT2+P4
 154
       82 44504C ADD OUTO+P4, OUT2+P4, RO3
 155
                      ; OUTO+P4=1.03326416*OUTO+P4+0.64579008*OUT1+P4-0.87500000*OUT2+P4
 156
                                                      ; A/D CONV INST
 157
       83 EBE6ED ADD DAR, KM2, CND6
       84 4450AC ADD OUTO+P4,OUT2+P4,R06
 158
                       OUTO+P4=1. 03326416*0UTO+P4+0. 64579008*0UT1+P4-0. 85937500*0UT2+P4
 159
       85 7550EC ADD OUTO+P4, OUT2+P4, ROS, CVT7
 160
```

0000000

. 0000000

PAGE .

```
LOC OBJECT SOURCE STATEMENT
LINE
161
                     ; OUTO+P4=1. 03326416*OUTO+P4+0. 64579008*OUT1+P4-0. 85546875*OUT2+P4
       86 44502D ADD OUTO+P4,OUT2+P4,R10
162
 163
                     ; OUTO+P4=1.03326416*OUTO+P4+0.64579008*OUT1+P4-0.85449218*OUT2+P4
                 ; INCLUDE TWO INST HERE TO SET BIT B
 164
       87 FODADE LDA BITB, KP5, LO1, CND7
 165
       88 74D2FF LDA BITB, KPO, CNDS
 166
 167
                 CONTINUE FILTERING
       89 44508B SUB OUTO+P4, OUT2+P4, R13
 168
 169
                     ; OUTO+P4=1.03326416*OUTO+P4+0.64579008*OUT1+P4-0.85461425*OUT2+P4
       90 4C58ED ADD OUTO+P4, INO+P4, ROO
 170
 171
                     ; OUTO+P4=1.03326416*OUTO+P4+0.64579008*OUT1+P4-0.85461425*OUT2+P4+1.00000000*INO+P4
 172
                 OUT2+P5 EQU TEMP
       91 4080EF LDA OUT2+P5,OUT1+P5,ROO
 173
                     ; OUT2+P5=1.00000000*OUT1+P5
 174
       92 4089EF LDA OUT1+P5,OUTO+P5,ROO
 175
 176
                     ; OUT1+P5=1.00000000%GUT0+P5
       93 40811C ADD OUTO+P5,OUT1+P5,R01
 1.77
                     ; OUTO+P5=1.00000000*OUTO+P5+0.50000000*OUT1+P5
 178
       94 40891B SUB OUTO+P5, OUTO+P5, RO9
 179
                     ; OUTO+P5=0.99804687*OUTO+P5+0.49902343*OUT1+P5
 180
 181
       95 40815C ADD OUTO+P5,OUT1+P5,R03
 182
                     ; OUTO+P5=0.99804687*OUTO+P5+0.62402343*OUT1+P5
 183
       96 4089BC ADD OUTO+P5,OUTO+P5,R06
 184
                      ; OUTO+P5=1.01364135*OUTO+P5+0.63377382*OUT1+P5
 185
       97 4001FB SUB OUTO+P5, OUT2+P5, ROO
 186
                     ; OUTO+P5=1.01364135*OUTO+P5+0.63377382*OUT1+P5-1.00000000*OUT2+P5
 187
       98 40015C ADD OUTO+P5, OUT2+P5, RO3
 188
                     ; OUTO+P5=1.01364135*OUTO+P5+0.63377382*OUT1+P5-0.87500000*OUT2+P5
       99 4001BC ADD OUTO+P5, OUT2+P5, RO&
 189
                     ; OUTO+P5=1. 01364135*OUTO+P5+0. 63377382*OUT1+P5-0. 85937500*OUT2+P5
 190
 191
      100 4001FC ADD OUTO+P5,OUT2+P5,R08
 192
                     ; OUTO+P5=1, O1364135*OUTO+P5+0.63377382*OUT1+P5-0.85546875*OUT2+P5
 193
      101 40013D ADD OUTO+P5,OUT2+P5,R10
 194
                     ; OUTO+P5=1.01364135*OUTO+P5+0.63377382*OUT1+P5-0.85449218*OUT2+P5
      102 40019B SUB OUTO+P5,OUT2+P5,R13
 195
 196
                     ; OUTO+P5=1.01364135*OUTO+P5+0.63377382*OUT1+P5-0.85461425*OUT2+P5
 197
      103 4809FD ADD OUTO+P5, INO+P5, ROO
                     ; OUTO+P5=1.01364135*OUTO+P5+0.63377382*OUT1+P5-0.85461425*OUT2+P5+1.00000000*IN0+P5
 198
      104 4601EF LDA OUTPUT, OUTO+PO
 199
 200
      105 4E09EB SUB OUTPUT, OUTO+P1
 201
      106 4429ED ADD OUTPUT, OUTO+P2
 202
      107 4C21EB SUB OUTPUT,OUTO↔P3
 203
      108 4E21ED ADD OUTPUT, OUTO + P4
 204
      109 4489EB SUB OUTPUT, OUTO+P5
 205
      110 4681AD ADD OUTPUT, OUTPUT, LO2
 206 111 46810C ADD OUTPUT, OUTPUT, ROI
 207 112 42C4EF LDA DAR, OUTPUT
 208 113 4000EF NOP
 209 114 4483FF LDA NEGVAL, KPO
                                            ; PEAK DETECTION AND RUN DOWN SECTION
      115 7CSBDF LDA NEGVAL, KP5, LO1, CNDS
 210
 211 116 4280E7 ABS TEMP, OUTPUT
                                            ; TO SET A THRESHOLD
 212 117 408A0A SUB TEMP, KP1, R01
 213 118 4044E5 LIM DAR, TEMP
 214 119 4000EF NOP
```

ITME	1.00	OBJECT	SOUR	CE STATEMENT
				Startan out 1 PM 1 tan 1 Han 1 M 1
215		7483EF	LDA	OUTPUT, KPO, CNOS
216		4291E7	ABS	CEE, OUTPUT
217		4A91FF	LDA	SAVE, BEE
218			SUB	BEE, AYE
219			L.IM	DAR, BEE
220	125		LDA	FLAG, KPO, CNDS
221	126		LDA	FLAG, KP2, CND7
	127	4C99EF	LIDA	BEE, SAVE
223	128	4C91EB	SUB	BEE, CEE
224	129		L. I M	DAR, BEE
	130	F3C3ED	ADD	FLAG, KP2, CND7
226	131	40CSFF	L.DA	PEAK, KPO
227	132	40E4EF	LDA	DAR, FLAG
226	133	4000EF	NOP	
229	1.34	F9C9FF	LDA	PEAK, SAVE, CND7
230	135	4091EF	LDA	BEE, CEE
231				AYE, SAVE
292				DAR, NEGVAL
233			LDA	NPEAK, KPO
234				PPEAK, PEAK
				PPEAK, KPO, CND7
				NPEAK, PEAK, CND7
237	142	4264EF	LDA	DAR, BITA
238		4000EF		
239				PPEAK, KPO, CND7
240			LDA	DAR, BITB
241			NOP	
242				NPEAK, KPO, CND7
				PSTORE, PCRDV
				PCRDV, PPEAK
		48ECE5		DAR, PCRDV
				PINFO, KM1
247				POSPK, PPEAK, CNDS
248	153	7EDBCF		PINFO, KP7, LO1, CNDS
249	154			DAR, PINEO
250		48F1FF		PCRDV, PSTORE
251	156	FBF9FF		PCRDV, POSPK, CND7
252	157	SOCOEF	OUT	
253	158	8000EF	OUT	
254	159	8000EF	OUT(	
255	160	8000EF		
256	161	SOOEEF		NSTORE, NCRDV, OUTO
257	162	82A4FB		NCROV, NPEAK, OUTO
258	163	404EE5		
259	164	4EAEEF		the state of the s
260	165	76A4FF		
261	166	7ESECF	LDA	
262	167	4246E5 4006FF		
263	168		LDA	NCRDV, NEGPK, CND7
264	169	F30EFF A000EF		
265	170	AOOOEF		
266 267		AOOOEF		
4 Q /	4. 1	16.8 27 47 47 47 4 12.1 L.	ار ا استالسن	iee

172 A000EF OUT2 173 A000EF OUT2

267 268

LINE	LOC.	CBUECT	SOURCE STATEMENT					
269	174	ACCOEF	OUTZ					
270	175	ACCOEF	OUTZ					
271	176	4264EF	LDA DAR, BITA					
272	177	4000EF	NOP					
273	178	FBF9FF	LDA PCRDV, POSPK, CND7					
274	179	4A6CEF	LDA DAR, BITB					
275	180	48BCEF	LDA PY, PCRDV					
276	181	FBOEFF	LDA NCRDV, NEGPK, CND7					
277			SUB PY, PCRDV, ROS					
278			SUB PY, PCRDY, RO9					
279	184	48164D	ADD PY, PY, R11					
280			;PY=.9829106*PCRDVTHE ACTUAL FACTOR DESIRED (	MAS O.	982820	6		
281			LDA PCRDV, PY ; PCRDV HAS LATEST RUNDOWN VALUE					
282			LDA NY, NCRDV					
283	187		SUB NY, NCRDV, RO6					
284		501E1B						
285	189	481E5D	ADD NY, NY, R11, NOP					
286			NY= 98291056*NCRDVTHE SAME ERROR EXSITS					
287		480EFF		VALUE	FOR NE	GATIVE	: PEAK	S
288	191	4000EF						
289			END					

SYMBOL:	VALUE:
OUT2+PO	0
TEMP	Ö
OUT1+PO	1
QUTO+PO	2
INPUT	3
INO+PO	4
INO+P1	133
INO*P2	5
INO+P3	<u></u>
INO+P4	
INO+P5	<u></u>
OUT2+P1	0
OUT 1 + F 1	6
OUTO+P1	7
OUT2+P2	0
OUT1+P2	8
OUTO+P2	9
BITA	1.0
OUT2+P3	0
OUT1+P3	1. 1.
OUTO*P3	12
OUT2+P4	0
OUT1+P4	13
OUTO+P4	1.4
BITE	15
OUT2+P5	0
OUT1+P5	16
OUTO+P5	1.7
OUTPUT	18

gene, you want gaves	****
PAGE	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

NEGVAL	1.5
CEE	
SAVE	
BEE	2.1
AYE	2.3
FLAC	do do
PEAK	24
	ong tur dia sai
NPEAK	26
PPEAK	27
PSTORE	28
PCRDV	29
PINFO	30
POSPK	31
NSTORE	32
NCRDV	33
NINFO	34
NEGPK	·' "} `*
PY	
NY	
14 i	37

ASSEMBLY COMPLETE
ERRORS = 0
WARNINGS = 0
RAMSIZE = 38
ROMSIZE = 192

401A D5

401B E5

401C 3A0C50

4021 CA7840

401F FE01

## APPENDIX C

PUSH D

PUSH H

CPI O1H

JZ READ2

50

51

52

53

54

ISIS-II 8080/8085 MACRO ASSEMBLER, V4.1 MODULE PAGE LOC OBJ LINE SOURCE STATEMENT 2 ; PROGRAM FOR FINAL COMPUTATION OF THE PITCH PERIOD 4 ; THIS PROGRAM IS USED FOR THE FINAL COMPUTATION OF THE PITCH PERIOD 5 ; OF THE PARALLEL PROCESSING PITCH PERIOD ESTIMATOR. 6 ; THE MAIN PROGRAM IS USED TO SET THE INTERRUPT MASK AND DISPLAY THE PITCH 7 ; PERIOD COMPUTED ONTO THE WORK-STATION SCREEN. THE ISS IS INVOKED EACH TIME A RST 7.5 INTERRUPT IS RECEIVED IT IS ESSENT 9 ; -IALLY BROKEN INTO TWO PARTS, EACH PART EXECUTED ON ALTERNATE INTERRUPTS. 10 ; THE FIRST PART: 1.1. ; THIS PART INITIALISES THE TABLE TO OFFH IN ALL LOCATIONS THE READ 12 ; COUNTER VIZ "CTRD" IS SET TO 1 SO THAT MEXT TIME AROUND THE INTERRUPT IS 13 ; SERVICED BY THE SECOND PART. THE RESET STATUS IS CHECKED IN THE "RSTWRD" 14 ; AND APPROPRIATE LOCATIONS ARE ACCORDINGLY FILLED. 15 ; THE SECOND PART: IN THIS PART THE LATEST ESTIMATES OF THE PITCH PERIOD ARE ACQUIRED 17 ; AND THE TABLE IS COMPLETED. THEN THE PROCESSING IS PERFORMED TO ELECT THE 18 ; MOST POPULAR CANDIDATE , FROM THE LATEST FOUR ESTIMATES. THE CRITERIA TO 19 ; BE SATISFIED ARE: 20 j a)A CANDIDATE POLLS AT LEAST FOUR VOTES BASED ON THE INEQUALITY 21 ; !PC-PI!<1/8 PI. b) NOT MORE THAN ONE CANDIDATE INDICATES A RESET HAD OCCURED 22 1 23 ) IN THE CURRENT ESTIMATE, INDICATING, THAT A PERIOD IN EXCESS OF 16 MILLISECONDS HAS OCCURED. FAILING THE ABOVE TESTS, A "HISS" DECISION IS MADE ELSE THE PITCH 26 ; PERIOD APPEARS ON THE WORKSTATION SCREEN, UNDER CONTROL OF THE MAIN PROGRAM. 27 ; 28 ) 29 ;我来来来来来来来来来来来来来来来来来来,MAIN PRORAM 老爷老爷爷爷爷爷爷爷爷爷爷爷爷爷爷爷爷爷爷爷 30 31 4000 32 ORG 4000H 4000 BEIB 33 MVI A, 1BH 4002 30 34 SIM LXI H, ISS75 4003 211840 35 SHLD 5819H 4006 221958 36 4009 BECB 37 MVI A, OC3H 400B 321858 38 STA 5818H 400E 3E00 MVI A, OOH 39 ; INITIALISE READ COUNTER STA CTRD 4010 320050 40 ; THIS PREPARES THE PROGRAM FOR RST7.5 4013 FB 41 EI 42 WASTE: MOP 4014 00 WASTE TIME TILL NEXT INTERRUPT ARRIVES JMP WASTE 4015 C31440 43 44 ; 45 ; 47; 48 ISS75: PUSH PSW 4018 F5 PUSH B 4019 C5 49

GO TO SECOND PART AT 2nd RST7.5

108 HSTST: IN FIVE

109

ANI OAAH

407D DB00 407F E6AA

LCC	OBJ	LINE		SOURCE STATE	TEMENT	
4085 4088 4089 408A	320E50 010000 0C 57 79	114 115	RFT :	RRC STA RSTWRD LXI B,0000H INR C MOV D,A MOV A,C	<u></u>	
		116 117 118 119		XRI O5H JZ LEAVE MOV A,D RAL		
4092 4093 4096	17 DA9940 C38840	120 121 122		RAL JC COUNT JMP RPT		
	038840 3E02	124	COUNT: LEAVE:	INR B JMP RPT MVI A,OZH CMP B		
4040	CAF141 DAF141	127 128 129	į	JZ HISS JC HISS		
4009	210150 3A0E50	132	ROWSRD:	LXI H, P12 LDA RSTWRD		
40B0	320E50 E602 C2C140	133 134 135 136		RLC STA RSTWRD ANI O2H JNZ FILL21		
40B5	DB80 320050	137 138 139		IN ONE STA P11 ADD M		
40BE 40BE	DAC140 320250 210450	1.40 1.41	FILL21:	JC FILL21 STA P13 LXI H,P22		
40C7 40C9	3A0E50 E620 C2D840	143 144 145		LDA RSTWRD ANI 20H JNZ FILL31		
400E 4001	DBA0 320350 86 DAD840	146 147 148 149		IN TWO STA P21 ADD M JC FILL31		
40D5 40D8 40DB	320550 210750 3A0E50	150 151 152	FILL31:	STA P23 LXI H,P32 LDA RSTWRD		
40E0 40E3	E680 C2EF40 DBC0 320650	153 154 155 156		ANI 80H JNZ FILL41 IN THREE STA P31		
40E8 40E9 40EC	86 DAEF40 320850	157 158 159		ADD M JC FILL41 STA P33		
40F2 40F5	210A50 3A0E50 E608	161 162		LXI H, P42 LDA RSTWRD ANI OSH		
	C20641 DB60	163 164		JNZ PRESET IN FOUR		

LOC	OBJ	LINE	SOURCE STATEMEN	
40FF 4100	DA0641	165 166 167	STA P41 ADD M JC PRESET	
4106 4108	320650 1E05 3E00 320F50	168 169 PRESET: 170	STA P43 MVI E,O5H MVI A,OOH	
410D 4110	321050 321150 321250	171 172 173 174	STA CTRP11 STA CTRP21 STA CTRP31 STA CTRP41	
4116	1D CA4641	175 ; 176 ; 177 SELECT: 178		
411A 411B	7E	179 180 181	JZ COMPAR MOV A,E CPI 01H JZ VOTE1	
4120 4122 4125	FEO2 CA3C41 FEO3	182 183 184	CPI O2H JZ VOTE2 CPI O3H	
412A	CA4241 FEO4 CA4841	185 186 187 188 ;	JZ VOTE3 CPI O4H JZ VOTE4	;THE APPROPRIATE CANDIDATE IS CHOSEN
4132 4133	OF	189 ; 190 VOTE1: 191 LOOP1: 192	LDA P11 MOV B,A RRC	;STORE CANDIDATE IN REG B
4138	OF E61F 57	193 194 195 196	RRC RRC ANI 1FH MOV D,A	
	C34E41	197 198 ; 199 ;	JMP ELECT	COMPUTE ONE EIGHTH OF PXX AND RUT IT IN REG D
413F 4142 4145 4148	3A0350 C33241 3A0650 C33241 3A0950	200 VOTE2: 201 202 VOTE3: 203 204 VOTE4:	LDA P21 JMP LOOP1 LDA P31 JMP LOOP1 LDA P41	
	C33241	205 206 ; 207 ;	JMP LOOP1	
4151 4152 4153	90 DA6441	208 ELECT: 209 LOOP2: 210 211	JC NEGTVE	;REG B HOLDS VALUE OF PXX FROM LOOP1 ;FOR NEGATIVE RESULTS OF SUB OPERATION
415A	DA6941	212 TEST: 213 214 SUBLP: 215		; CY INDICATES DIFF <one eighth="" pxx<br="">; TO CHECK IF ALL TWELVE HAVE BEEN CHECKED</one>
415D 415E		216 217 218 219	XRA L JZ SELECT JMP LOOP2	; TO POLL THE NEXT CANDIDATE
		plin de e d	•	- 19 - 19 - 19 - 19 - 19 - 19 - 19 - 19

LOC	OE.J	L. INE		SOURCE STA	TEMENT				
4164 4165		222	NEGTVE:	INR A					
4169		223 224 225	j j	JMP TEST					
416A 416C		227 228 229	SCORE:	MOV A,E CPI 01H JZ SCORE1 CPI 02H					
4174 4176	CA8841 FEO3 CA9241	230 231 232		JZ SCORE2 CPI OSH JZ SCORES					
417B 417E	FE04 CA9C41 3A0F50 3C	233 234 235	SCORE1:	CPI 04H JZ SCORE4 LDA CTRP1					
4181 4182 4185 4188	320F50 C35A41 3A1050	234 237 238 239	SCORE2:	INR A STA CTRP1 JMP SUBLP LDA CTRP2					
4188 4180 418F	3C 321050 C35A41	240 241 242		INR A STA CTRP2 JMP SUBLP	1				
	3A1150 3C 321150 C35A41	243 244 245 246	SCORE3:	LDA CTRPS INR A STA CTRPS	1.		•**		
419C 419F	3A1250 3C 321250		SCORE4:	JMP SUBLP LDA CTRP4 INR A STA CTRP4	1				
	C35A41	250 251 252	;	JMP SUBLP		ALL 4 CTR:	S HAVE CO	INCIDENCE	SCORES
4109	SAOF50 FEO4 DAB541	253 254 255 256		LDA CTRP1 CPI 04H JC CHKP21 MOV B,A		; DO NOT	BOTHER II	F CTR<4	
41AF 41B2	3A0050 320D50 3A1050	257 258		LDA P11 STA DECSN LDA CTRP2		; TENTAT	IVELY P11:	=PERIOD	
41BA 41BD		260 261 262		CPI 04H JC CHKP31 CMP B		արգու գուագրագր	ուլ յուրա, այն բուլարոն գ	t com Albert	
41C1 41C2	DAC841 47 3A0350 320D50	263 264 265 266		- JC CHKP31 MOV B,A LDA P21 STA DECSN		; IF CTR	P21SCTRP1: P21SCTRP1: COMES THE		
41C8 41CB 41CD	3A1150 FEO4 DADB41	267 268 269	CHKP31:	LDA CTRP3 CPI 04H UC CHKP41	1				
4104	DADB41 47	270 271 272		CMP B JC CHKP41 MOV B,A					
	3A0650 320D50	273 274		LDA P31 STA DECSN	l				

LOC	OBJ	LINE		SOURCE STATI	EMENT						
N 4 Y"17"	3A1250	, the , while pass	(NESS FRONTSHIP OF A	1 20 11							
	SMIZOV FEO4	275 276	UHKF'41:	LDA CTRP41				·			
	DAF 141	277		CPI 04H JC HISS		T (22 1/12***)			1.190		
41E3		278		CMP B	j	T.L. 12173	NE F	ULLS)4	VOTES A	HISS	DECISION
	DA1342	279		JC EXIT							
41E.7	47	280		MOV B, A							
	3A0750	281		LDA P41							
	320D50	282		STA DECSN					•		
4155	CSF941	283		JMP RESULT	į	DECSN	MOM	HOLDS	POPULAR	PERIC	)))
		284 285				•					
4151	SEFF		HISS:	MVI AJOFFH							
	320050	287	ria arar:	STA DECSN							
	C3F941	289		JMP RESULT							
		289									
		290				•					
	3A0D50		RESULT:	LDA DECSN							
		292		XRI OFFH							
	CAOD42 3AOD50	293		JZ NOISE							
	CDBDO3	294 295		LDA DECSN CALL BIHEX							
	CDC402	296		CALL TWOSE							
	C31342	297		JMP EXIT							
420D	010049		NOISE:	LXI B, 4900							
	CD3804	299		CALL PNTMS							
4213			EXIT:	FOF H							
4214		301		POP D							
4215 4216		302 303		POP B							
4217		303		POP PSW RIM		.*					
4218		305		El							
4219		306		RET							
		307	j								
		308									
4 / 5% 4		309		wate at a contact to							
16D1 500D				9U 16D1H 9U 500DH							
OSBD				an oodhu an oabh							
0204				2U 02C4H							
0438				2U 0438H							
500E				EQU 500EH							
500F				EQU 500FH							
5010				EQU 5010H							
5011 5012				EQU 5011H EQU 5012H							
0080			ONE EQU								
OOAO		321	TWO EQU								
ooco		322	THREE E								
0060		323	FOUR EQ	J 60H							
0000			FIVE EQ								
500C			CTRD EQ								
5000			P11 EQU								
5001 5002			P12 EQU P13 EQU								
5003			P21 EQU								
	en e	49° 4544 4°									

LOC 1	OB.)	LINE		9	SOURCE	STATEMENT
5004 5005 5006 5007 5008 5009		331	PSS	EQU EQU EQU EQU	P21+1 P22+1 P23+1 P31+1 P32+1 P33+1	The IIII book I book 4 a
500A 500B		334 337 338	P42 P43 END		P41+1 P42+1	

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS					
BIHEX A OSED	CHKP21 A 41B5	CHKPS1 A 41C8	CHKP41 A 41DB	COMPAR A 41A6	CONTIN A 4039 COUNT A 4099
CTRD A 500C	CTRP11 A 500F	CTRP21 A 5010	CTRP31 A 5011	CTRP41 A 5012	DECSN A 500D DELAY A 16D1
ELECT A 414E	EXIT A 4213	EXIT1 A 4071	FILL21 A 40C1	FILL22 A 404A	FILL31 A 40D8 FILL32 A 4057
FILL41 A 40EF	FILL42 A 4064	FIVE A 0000	FOUR A 0060	HISS A 41F1	HSTST A 407D INIT A 402F
ISS75 A 4018	LEAVE A 409D	LOOP1 A 4132	LOOP2 A 4151	NEGTVE A 4164	NOISE A 420D ONE A 0080
P11 A 5000	P12 A 5001	P13 A 5002	P21 A 5003	P22 A 5004	P23 A 5005 P31 A 5006
P32 A 5007	P33 A 5008	P41 A 5009	P42 A 500A	P43 A 500B	PNTMS A 0438 PRESET A 4106
READ1 A 4027	READ2 A 4078	RESULT A 41F9	ROWSRD A 40A6	RPT A 4088	RSTWRD A 500E SCORE A 4169
SCORE1 A 417E	SCORE2 A 4188	SCORES A 4192	SCORE4 A 419C	SELECT A 4116	SUBLP A 415A TEST A 4156
THREE A OOCO	TWO A OOAO	TWOSP A 02C4	VOTE1 A 412F	VOTE2 A 413C	VOTE3 A 4142 VOTE4 A 4148
WASTE A 4014					

ASSEMBLY COMPLETE, NO ERRORS

#### APPENDIX D

#### 2920 SIGNAL PROCESSOR

The 2920 Signal Processor is a single chip micro-computer designed especially to process real time analog signals. It has on board program memory, scratchpad memory, D/A circuitry, A/D circuitry, digital processor, and I/O circuitry. Its capabilities in signal processing are diverse and powerful, and include an extremely broad range of applications as listed in Table D.1.

The pin out and the 2920 block diagram are in Figures D.1 and D.2 respectively. A list of Memory-ALU Instruction Opcodes is in Table D.2. The program memory consists of 192, 24 bit words. The fields allocated in one such instruction word are ALU, DESTINATION, SOURCE, SCALER CODE, ANALOG. This permits simultaneous digital and analog processing in the IC.

#### D-1 ANALOG OPERATIONS

Under program control, one input may be selected from four possible inputs, and the signal sampled and held. The signal would then be converted to a digital word with up to 9 bits of linear conversion (sign bit and 8 amplitude bits). The bits are formed by a successive approximation A/D conversion and stored in the Digital Analog Register (DAR). The DAR is a register for interface between the analog and digital sections of the 2920. During A/D conversion,

the DAR accumulates each bit of the digital word until conversion is complete. This word may then be loaded into the scratch pad RAM for further processing.

The input signal is sampled by a sequence of IN instructions, the number depending on the clock rate and the value of the external S and H capacitor. Then a sequence of conversion instructions are used to obtain each bit in turn. Lesser IN instructions are needed to sample a digital input level.

#### D-2 DIGITAL OPERATIONS

The digital part of the 2920 will be operating simultaneously with the above analog operations. example, during a 9 bit A/D conversion, a 3-Pole low pass filter could be realised using the digital circuitry. The digital loop includes a 2 port addressable 40 word RAM, a binary shifter, and the ALU. Under program control, two 25 bit locations in RAM are simultaneously addressed, with data from the A address passing through the binary shifter. This shifter allows scaling from  $2^2$  to  $2^{-13}$ . The scaled A value and the unscaled B value are then propagated to the ALU as operands. The ALU operates on these values with digital instructions specified by the program. The 25 bit result of that operation is loaded into the B address location of the RAM. The entire set of actions (analog operation, dual memory fetch, binary shift, ALU execution and write back to RAM) take place in one instruction time.

# D-3 PROGRAM LENGTH AND INSTRUCTION TIME

The EPROM can hold 192 instructions for sequential execution only. The program control goes back to the first instruction automatically at the end of the program which may be 192 instructions long. Shorter programs have to be terminated with an EOP instruction.

The instruction time is calculated from the expression

$$T_{inst} = 4 \times \frac{1}{f}$$
 where  $f = clock$  frequency to the 2920.

Therefore, the time for one pass through the program is given by

$$T_{prog} = N \times 4 \times \frac{1}{f}$$
 where  $N = program length$ .

#### D-4 SAMPLING RATE

In the above context it is pointed out that the sampling rate to sample the input analog signals is decided by the Tprog. If an input is sampled only once during one program pass then the sampling frequency is given by

$$f_s = \frac{1}{T_{prog}}$$

However, the sampling rate can be increased by sampling the input more than once during a program pass.

#### D-5 CONSTANT ARRAY

The constant array consists of 16 psuedo-locations in the RAM address field. These constants are accessed only

from port A, i.e. only as a source operand. Each unscaled constant is a multiple of one-eighth, from -8/8, -7/8 ... to +6/8, +7/8. By passing these constants through the scaler, actually a much larger range of constants are available.

### D-6 REFERENCE VOLTAGE

A positive reference voltage has to be provided by the user. The range of acceptable voltages is from +1 to +2 V and is chosen to suit the application. The input and output voltage range is limited to the range of the VREF. The D/A is a multiplying type and the step size (1LSB), is computed as VREF/256. Noise appearing on the VREF pin will be transferred directly to the input and output signals through the D/A. VREF must therefore be noise free.

If digital level signals are to be input or output, the VREF must be greater than +1.5 V.

#### D-7 INPUTS AND OUTPUTS

The four multiplexed inputs use the same S and H capacitor. As a result the S and H capacitor is to be chosen carefully and the number of IN instruction necessary to acquire a sample value should be properly adjusted. The quide lines are as follows:

(a) The S and H circuit impedence is 1.5 K-ohm.

For a given C between 100 and 1000 pf we have the RC value.

Then use enough IN instructions so that the time for sampling

the input is at least six times this RC, for a 9 bit resolution during A/D conversion.

- (b) If the instruction time exceeds 600 ms, as in the present implementation, then a 1000 pf capacitor is required for S and H.
- (c) However, if during the program execution, it becomes necessary to sample all four inputs, then a larger number of IN instructions must be used per input to keep down the cross talk levels. Sometimes, there is no scope of using a large number of IN instructions due to program memory restrictions. In such cases, a dummy read can be performed on an input pin that has been grounded (or put at a negative voltage equal to  $V_{\rm ref}$  as in this case) to discharge the S and H capacitor prior to reading the desired input.
- (d) If the input being read holds only logic levels, then a fewer number of IN instructions and CVT instructions are required to acquire enough of the input signal to make a decision on the logic level. This feature will permit digital inputs to the 2920.

The input A/D scheme of the Processor (Figure D.3) and the fact that the processor uses Two's complement arithmetic, cause a peculiar problem when low frequency sinusoids or positive going signals are being read. The problem is that the value after a positive peak value is read as a zero and this can be avoided by adding a small negative constant to the DAR during A/D conversion, as shown done in Appendix C.

To put out a signal from the Processor, the desired value is placed in the DAR, allowed time to settle and then a number of OUT instructions are executed to allow the output to settle. The eight output pins can all be used as analog or digital outputs or as part analog part digital depending on the voltage levels at the mode pins M<sub>1</sub> and M<sub>2</sub> (Table D.3).

Analog output is done as above. The output signal level is determined by the  $V_{\rm ref}$ . The only requirement is that enough OUT instructions should be used to let the output signal value settle. Also while output is going on, the DAR should not be used for any operations.

Digital outputs are made by the following method:

- a) The  $V_{ref}$  should be >+1.5 V.
- b) The LIM instruction is used to present a logical one or zero to the DAR for output. Then the usual sequence of OUT instructions are employed.
- c) An external pull up resistor to +5 V is to be used at the output pin to enable it to drive TTL logic.

TTL Logic levels that are to be input to the 2920 SIGIN pins must be reduced to the  $V_{\hbox{ref}}$  limit by use of a voltage divider.

### D-8 OTHER USEFUL OUTPUTS

By using 10 K pull up resistors to  $V_{\rm CC}$ , at the  $\overline{\rm CCLK}$ ,  $\overline{\rm RST}/\overline{\rm EOP}$ ,  $\overline{\rm OF}$  the signals at these pins can be put to several uses, e.g. cascading 2920's, digital input and output both parallel and serial etc.[21].

In the current implementation, the CCLK output was used to provide a trigger to the XR 2240 timer generating the interrupts.

CCLK is an output clock at 1/16 the frequency of the 2920 clock input.

OF is an output that occurs whenever an overflow occurs in the execution of the program.

EOP indicates the end of the program and the actual program time can be measured as the time between two successive EOP outputs.

#### 2920 SIGNAL PROCESSING APPLICATIONS SOFTWARE

A package for the development of software for 2920 applications is available on the MDS. It consists of three parts:

- a) SPAS 20 Compiler
- b) AS 2920 Assembler
- c) SM 2920 Simulator.

#### D-9 SPAS 20 COMPILER

This is a very useful software and some of its uses are listed below.

a) Design of filters: Digital filters may be designed effectively using this software support. It is capable of providing frequency response of individual poles both in the S and Z planes. Phase plots are possible for the above. Frequency response for pole-zero combinations in cascade or

parallel are also provided. This helps in manipulation of the poles/zeroes to derive filters with desired response. Macros may be included to obtain pole/zeroes of Butterworth and Chebyshev filters on specifying the filter characteristics.

In the present implementation, this package was used to study the responses of the individual complex pole pairs. Then the responses were summed in parallel to obtain the characteristics for the implemented Lerner filters.

All poles in the S plane can be transformed to the Z plane, by the Matched Z or Bilinear transformations. The response of the Z plane singularities can now be compared with that of the S plane and necessary adjustments made. During transformation by the Bilinear transform, additional zeroes are automatically evaluated by the compiler.

In the implementation of the Lerner filters since IIR filters are needed, the Matched Z transform has been used.

b) Coding of poles/zeroes: The filter coefficients B<sub>O</sub>, B<sub>1</sub> (Figure D.4) are computed and the 2920 instruction code is produced by a single code command. The user must specify the number of instructions and the error bounds for coding each singularity. The number of instructions that may be allowed for such coding depends on the available program length. There are macros which can create the code for cascaded poles, avoiding intermediate overflows and finally advising the input scaling required. Zeroes are

separately coded and appended appropriately.

c) A/D conversion: By providing information of the Sigin pin to be used, a macro can be used to generate an A/D conversion code which can be saved in a separate file and merged with the other instructions subsequently. It is easy to follow the use of this compiler through one run of the print out in the 2920 Signal Processor Applications Software/Compiler User's Guide [22].

#### D-10 AS 2920 ASSEMBLER

The AS 2920 assembler can be called upon to assemble the contents of a source file into object code for the 2920. The assembler's main features are:

- a) Assemble the 2920 assembly language instructions into object code.
- b) In this process it lists errors such as syntax, illegal instruction sequences etc.

Some examples of illegal sequences are:

- 1) A LDA DAR, XX instruction immediately following a IN or CVT instruction.
- 2) ECP instruction is not at a location divisible by four

and so on.

Error lists are available in the Assembly Language Manual.

### D-11 SM 2920 SIMULATOR

The simulator loads, the specified object file for execution and is a very important tool for software development. The Simulator duplicates precisely the working of the 2920. Software control is provided by the Simulator in the following manner:

- a) Trace collection The contents of any of the 40 RAM locations and input/output values can be traced once every pass or always by setting the Qualifier.
- b) Time for execution of one pass of the program can be specified. This automatically sets the instruction time and sampling rate. Varying this, it is easy to study filter response changes for varying sampling rates.
- c) The trace data collected can be viewed either in tabular format or graphically by use of the Graph On command.
- d) All through simulation, a time record is kept for trace collection and computation of time dependent input functions, which may have been defined as inputs.
- e) Under simulator control, ROM locations may be altered and the final program saved by use of the SAVE command.

A typical **s**imulator Design would follow a sequence as below:

- 1) Invoke simulator
- 2) Load Hex file of program to be simulated
- 3) Set the trace qualifier
- 4) Indicate inputs/outputs/RAM locations to be traced

- 5) Specify input function
- 6) Check that TPROG and TINST (Read only) are set to desired values
- 7.) "Console off" command prevents data from trace buffer being displayed and speeds up simulation
- 8) Simulate with break points
- 9) Call up trace data
- 10) Examine ROM/RAM contents and modify any ROM location
- 11) Simulate with modified ROM locations
- 12) Save final program for burning the EPROM.

# TABLE D-1 Signal Processing Functions of 2920

- " FILTERING
  - -Complex poles & zeroes
  - -Digital filters
- " NONLINEAR FUNCTIONS
  - -Limiters
  - -Comparators
- " PROCESSING
  - -Phase locked loops
  - -Adeptive filters

- " WAVEFORM GENERATION
  - Arbitrary waveforms
  - -Wide freq range
- \* MODULATION/DEMODULATION
  - -Amplitude Freq & Phose

modulation

TABLE D-2

# Memory-ALU Instruction Opcodes

Non-conditional	Arithmetic	Conditional Arithmetic Operations
XOR.		ADD S AND A SAME AND A COMME
AND		LDA Bit tested DAR(n) by CND(
L#1		cue or
ABS		Sign tested by CNDS for
APA		Overflow Manipulation
ADO		ABA XXX,YYY,CND(k) - Disable
SUB		XOR XXX,YYY,CND(k) - Enable
LDA	•	EOP - Enable


TABLE D-3
Output Mode for Sigout Pins as Functions of M1 & M2

M1	M2	Sigout Pins
5v	5v	0-7 Analog
5v	-5v	0-3 Analog,4-7 TTL
-5v	5v	0-3 TTL,4-7 Analog
-5v	-5v	0-7 TTL

#### PIN DESCRIPTIONS (RUN MODE) Symbol Function Symbol Eustellian. SIGOUT O. 8 pins corresponding to the 8 demalt: indicates an overflow in the current ALIS plexed analog outputs (0-7). operation (neen drain, active low) GROA Analog signal ground held at or near EPROM power Pin 8 volts for RUN mose 皇帝部 **GRDD** typically (Different voltage in program mode) CAPI & CAP2 External capacitor connections for the M1. M2 Two pins which spacify the output nuclei input signal sample and hold circuit of the SIGOUT pins (see Table 6). VREF Input Reference Voltage. SIGIN 4 pins corresponding to the 4 multi-SHOOLITS III TO DISHOWY ? plexed analog inputs (0-3) er 🗀 sigger i SIGGUT 4 Q 7 V88 Most negative power pin set as -5 voits during run mode (different voltage in sigour s 🖺 a 26 Discour e program mode). GROA E 25 TT A15 X1/CLK Clock input when using external clock sraour a 💢 s 24 🗀 MX signals, oscillator input for external 23 🖺 692 sigout 7 🗒 6 crystal when using internal clock 27 0 05 CAP. CIT Oscillator input for external crystal when Xa. WHEF CL 21 D RETARDS using internal clock. 20 D RUMPRON GROD CAP, I 9 Digital pround 19 D CC1 K SIGINO 🗍 10 You 5 volts in run mods SIGIN 3 C 11 18 D Vcc COLK Internal fetch cycle clock output. The Vas □ 12 т 🗋 свор falling edge designates the START of a new PROM fetch cycle. CCLR is 1/16 bt SIGIM 2 🗍 13 15 🗀 X<sub>2</sub> X1/CLK rate. 10 DX, CLE SIGN 1 [] to BUN/PROG Mode control tied to GRDD in run mode (different voltage in program mode). RET/EOP Low AST input initializes program fotch counter to first location. As an output it signifies EOP instruction present (open Run Mode Pin Configuration. drain, active low).

#### PIM DESCRIPTIONS (PROGRAM MODE)

Symbol	Function		
00,01,02,00	4 pins carrying EPROM program data for both input and output (open drain, active fow output; active high input).		
Vet. Vez. Vez	Digital ground in PROGRAM mode (dif- ferent voltage for RUN mode)		
Vat. Vss. Vac	+5 volts in PROGRAM mode (function changes for RUN mode).		
RUN/PROG	Mode control pin tied to V <sub>BB</sub> for PROGRAM mode (voltage changes for RUN mode).		
NCR	Input pulse increments the nibble (4 bits) counter in PROG mode (function changes in RUN mode).		
VSP	EPROM power pin +5 volts for VERIFY mode and +25 volts for PROGRAM mode (different voltage in RUN mode)		
PROG/VEA	Controls EPROM bi-directional data bus for verify (low) or program (high)		
AST	Input pulse resets nibble counter to position zero for start of programming		



Program Mode Pin Configuration.




Figure 0.2 2920 Stock Diagram





Figure D.3 Analog Section Block Diagram



$$B_0 = 2e^{-1}\cos(wt)$$
  $B_1 = -e^{-2}$  T

where = real part of pole w= imaginary T= sample period

Fig D.4 Realisation of a single complex pole-pair